National Institute of Electricity and Electronics

INELEC - Boumerdes DEPARTMENT OF RESEARCH

Presented in partial fulfilment of the requirements of the

DEGREE OF MAGISTER

in Applied Electronics by Kamal MEGHRICHE

A Microprocessor-Based Multiplexed System for Automotive Industry

Defended on april 21, 1991 before the jury:

President:

Dr. TEDJINI BAILICHE Hacène, Maître de conférence, U.S.T.H.B

Members:

Dr. AL-LAMI Bassim, Maître de conférences, I.N.E.L.E.C.

Dr. BOURDOUCEN Hadj, I.N.E.L.E.C.

Dr. HARICHE Kamel, I.N.E.L.E.C.

Dr. DIAF Moussa, Chargé de recherche, Université de Tizi-Ouzou

Invited

Member:

Dr. MORT Neil, Control Engineering Dept.,

University of Sheffield.

Registration Number: 01/91

ODO DEDICATION ODO

To my mother

To the memory of my father

To my nephews Redouane and Jalal

To all my family

I dedicate this work.

ACKNOWLEDGMENT

I would like to express my great debt to my supervisor and teacher, Dr. B. J. AL-LAMI, for his continuous help, suggestions and supervision during the whole period of this project development.

A special note of appreciation is due to the Postgraduate Studies Officer, Mr. A. MOUFEK, for his unlimited support to the final success of our work.

My sincere gratitude is due to Dr. TEDJINI BAILICHE Hacene (U.S.T.H.B.) for his acceptance to be the President of the Jury.

My thanks are due to Dr. K. HARICHE (INELEC) and Dr. M. DIAF (University of Tizi-Ouzou) for their kind acceptance to be members of the jury.

I wish to express my great debt to Dr. H. BOURDOUCEN for his detailed proofreading of the manuscript, his fruitfull suggestions and his acceptance to be a member of the jury.

My thanks are due to Dr. M. O. TOKHI from the department of control engineering, University of Sheffield, for his acceptance to be a guest member of the jury.

My gratitude is due to Mr. A. BENAZZOUZ, Director General, Mr. A. HAMDI, Dean of Studies and Pr. V. MITRA for their continuous interest to the project.

I would like to thank Dr. S. BANKS, Dr. A. MORRIS from the department of control engineering (University of Sheffield), as well as Dr. B. CHANANE for their assistance and interest during my training in the University of Sheffield, England.

This project could not be achieved without the contribution of the National Company of Industrial Vehicles (SNVI-CVI), namely, Mr AMAZIT, Mr D. MAHIOUT from the 'Unité Etudes et Recherches' department and all the team of (U.E.R.) technicians.

Coming back to INELEC, I would like to acknowledge the support and help provided by Mr. B. OUHAB and Mr. D. BENAZ7OUZ.

The encouragements of Mr. Y. HAMADA, Mr. A. BOUKLACHI, Mr. Z. SARI, and all other INELEC faculty were welcomed. The help provided by "Mrs F. ZERARI and all the library staff is greatly appreciated.

I could not close this acknowledgment without expressing my sincere gratitude to two persons to whom I owe a great deal. The sacrifice, moral support and efforts, made by my unique brother MOSTEFA and my fiancée Miss A. SIFI to encourage me achieve this work, were of great benefit.

My appreciation and gratitude are due to all other persons who contributed in a way or another to the final success of this project.

This thesis report describes a modern alternative solution to the wiring complexity problem by introducing multiplexing techniques which consist of replacing the conventional wiring harness by another system that highly reduces the number of conductors being used, provides monitoring tools, and exhibits high reliability and simplicity of installation and service.

The importance of the multiplex system is growing as a means to solve the various problems related to vehicle harness, and a variety of multiplexed wiring solutions have been proposed throughout the world. However, due to the highly competitive nature of the automotive market, only few things, such as system characteristics, could be known about the already or being developed prototypes. In fact, apart from some standard requirements of multiplexed systems and some solution approaches such as the Society of Automotive Engineers J1850 SAE, each car manufacturer is concealing the details of its proposed solutions thus making attempts for comparative study very difficult.

Chapter I sheds some light on the early beginning of multiplexing in motor vehicles and its development. It also gives a brief discussion about the requirements and the criteria to be fulfilled by a multiplexed system. The last part describes the different classes of multiplexing as defined by the Society of Automotive Engineers.

Chapter II discusses theoritical design aspects from constraints to strategies as well as it gives a general description of the different network topologies.

A general description of the INELEC Multiplexed System (IMS) along with an extensive coverage of the system hardware (master and slave) are given in chapter III.

Chapter IV discusses the communication protocol, data integrity, reliabilty and recovery within the system.

Namely classes of failures, error detection, diagnosis and recovery are presented.

Chapter V provides a description of the system interfacing and its prototype implementation based on the electrical system of a '25L4' type minibus provided by the Algerian Company of Industrial Vehicles (SNVI). Also, it gives an idea about the state of the art in the field of intelligent power switching.

Chapter VI discusses the different software routines developed within the system from the master as well as the slave control units side.

Chapter VII concludes this thesis report with a brief discussion of future technology and suggests different points for further work.

PREFACE

The increasing number of electrical and electronic units being used within a motor vehicle as well as the growing need for monitoring systems, has caused the number of cables to carry these signals and feeds to increase. Consequently, the electrical systems of most motor vehicles are becoming more complex with a resultant considerable increase in the wiring complexity and the difficulty of installation. Although these cables are tied together to form a compact harness, the bulk, and weight of the looms and connectors makes accommodation difficult. In addition, the grouping together of supply cables often causes the cables at the center of the loom to overheat; as a result of the increase in total harness resistance, the efficiency of the system is lowered.

One solution to the problem, is to use a remote switching system. This system, which has been in use during recent years, uses a common power cable and numerous signal cables to control the switching devices. Switching is normally performed using relays. The signal cable to each relay only carries a small current so the cables can be smaller, in diameter size, than those originally used. This solution still suffers wiring complexity and the total length of the cables used is still high.

ABSTRACT

There are many applications where modern control systems are becoming more and more sophisticated with a resultant increase in the complexity of wiring interconnections.

This complexity is due to the requirement of one or more conductors to connect the control panel to each specified function. These connectors are to carry power, control and monitoring signals to remote locations.

One of these applications is the electrical wiring interconnection of a motor vehicle. Although there are many different systems as there are car manufacturers, it is still a common interest for all to replace the present conventional, costly and non-intelligent system by another that highly reduces the number of conductors, increase intelligence and easy to install and service.

The aim in this study is to design and develop an electronic switching and monitoring system based on the multiplexing of digital codes by local control station and remote monitoring units. The system is to use the suitable VLSI and power devices to build a prototype that could be useful product to the Algerian Car Industry.

Keywords: Multiplexing, microprocessor L.A.N., vehicle harness.

TABLE OF CONTENT

 Acknowledgment 	i
. Abstract	iii
·. Preface	iv
I- Multiplexed wiring harness	1
. Introduction	2
. History and development	5
. Requirements of a multiplexed system	7
. Classes of multiplexing	8
II- Design issues	10
. Design constraints	11
. Electronic design options	14
. Network topologies	16
. Design strategy	24
III- Inelec multiplexed system	28
. General description	29
. Master control unit hardware	36
. Slave control unit hardware	43
. Load switching and monitoring	49

IV-	Interprocessor communication	52
	. Serial communication	53
	. System protocol .	54
	. Communication medium	57
	. Data integrity	59
	. Failure conditions	61
	. Data recovery	62
<u>v-</u>	IMS interfacing	64
	. Harness configuration	65
	. System inputs	67
	. System outputs	72
	. Intelligent power switches	74
VI-	System software	76
	. Software design	77
	. System software	78
	. Master control unit software	79
	. Slave control unit software	95
VII-	Conclusion	106
	. Evaluation	107
	. Conclusion and further work	109
	REFERENCES	111
	APPENDICES	114
	. A - Memory map for the 68705 microcomputer	115
	. B - Software listing	118

CHAPTER ONE

MULTIPLEXED WIRING HARNESS

- . Introduction
- . History and development
- . Requirements of a multiplexed system
- . Classes of multiplexing

Multiplexed wiring harness

I.1 Introduction

The market for automotive electronics in general is only just beginning to open up, with predictions that 25% of the cost of the average car (Fig. 1.1) will be in electronics by the mid 1990s [1]. This presents the designer with quite a challenge as the vehicle environment is relatively harsh.

The wiring harness in a car has been increasing dramatically over the last decade (Plate 1) and there always seems to be yet another accessory to add. An attractive alternative to the present wiring system, which requires a separate power line to each electrical/electronic device, fed generally via the dashboard controls, is to wire each device to a common power ring. The switching of each device is activated upon receipt of a coded signal sent via a single transmission line. Single-chip microcomputers are used as local units to achieve the required functional tasks.





Fig. 1.1 Share of cost of electronic components in total vehicle cost.



-4-

Many technical proposals have been made which allow the replacement of today's large and complex wiring harnesses with less awkward and more rational ones. Nevertheless, as always seems to be the case with new developments, the introduction into volume production of multiplexed wiring systems is still awaited. This is mainly due to the fact that each car manufacturer is developing its own system with specific characteristics and application. The birth of a universal standard in multiplex technology does not seem to be for the near future.

I.2 History and development

Automotive multiplex wiring is rapidly developing now that the demands for more electronic option features are being felt in the marketplace. The vehicle wire harness congestion problem has been identified for many years, and the solution of time-division multiplexing over a serial data bus has been suggested many times in the past. Such example solutions are U.S. patents #3 564 280 dated 2-16-71, #3 648 057 dated 3-7-72, and #3 742 447 dated 6-26-73 by Songefest and Estes [2], which cover the pertinent details of this method as it applies to the automotive requirements.

Research and development of the automotive multiplex system was started around 1975, followed by tentative slagging of research for a certain period. In the background needs and inexpensiveness and improved grawing οf reliability of semiconductor devices as seeds, research and development activities have activated again and we are now in presence of a variety of multiplex systems as there are car manufacturers. Some examples of developed multiplex systems are shown in table 1.1 [3]

Car manufacturer	System	Type	Addressing	Topology	Media	Year
Nazda (Japan)	FALNET	Distributed	Broadcast	Bus	Twisted pair	89
Ford (USA)	VHP	Distributed	Physical addr.	Bus	Twisted pair	86
Bosch (Germany)	CRN	Distributed	Broadcast	Bus	Shielded twisted	86
Chrysler (USA)	ccp	Distributed	Broadcast	Bus	pair Twisted pair	66
Nissan (Japan)	CEDRIC	Distributed	Physical addr.	Bus	Optical fiber	81
Toyota (Japan)	CROWN	Centralized	Physical addr.	Bus	Twisted pair	-
GM (USA)	ALLANTE	Centralized	Physical addr.	Loop	AV	-

, ***** ,

Table 1.1 Examples of multiplexed wiring systems.

I.3 Requirements of a multiplexed system

list, though not exhaustive, of the basic requirements of a multiplexed wiring system is given below:

- 1. Cost effectiveness: this important requirement may be assisted by keeping the system as simple as possible, and the simpler the system, the easier and cheaper is its maintenance.
- 2. The technology used should have good immunity to noise and supply mariation. CMOS is the most suitable technology for automotive application.
- 3. The system should provide fail safe (emergency) operation.
- 4. The multiplexed system should be transparent to the vehicle's driver, in other words, the driver should notice no difference between the response to controls in a multiplexed system and a non-multiplexed one.
- 5. Flexibility: the multiplexed system should be easily adaptable to other vehicle models.

I.4 Classes of multiplexing

The society of Automotive Engineers (SAE) [4,5] divides communication requirements in a multiplexed system unto three classes: A, B, and C. Classes are defined on the basis of speed and accuracy, see table 1.2.

Table 1.2 shows that class A multiplexing refers to low speed signals. These types of signals are found in simple body control applications such as turn signals, dashboard indicators, where speed and accuracy are not of critical importance.

Class B signals are faster, and require more accuracy. They flow over a bus that is a type of local area network (LAN) within the vehicle. This type of LAN can provide diagnostic capability.

Class C multiplexing defines bus requirements for high speed signals, these types of signals are suitable for real-time applications, where speed and accuracy are of critical importance, such as anti-lock braking system (ABS), power train, engine control, and ignition and fuel injection system.

The class B network is intended to support communications that would perform all the functions of class A. In a similar way, class C network is intended to support all functions of class B network.

A new concept of multiplexing known as class D [6] has been recently introduced (1987). These types of signals are mainly encountered in shared data block systems and enhanced diagnostic tools, such as trip computer and remote detection and sensing.

1

CLASS	SPEED Kort/s	LATENCY ms	MESSAGE SIZE byte	ERROR HANDLING
^	1	120 - 50	1	LOW
В	10 - 100	5 - 50	2 - 10	MEDIUM
C	1000	< 5	2 - 10	HIGH
u	wite-	50 - 100	0.5K - 2K	

TABLE 1.2 Functional characteristics of different classes of multiplexing

Efforts for standardization of a serial bus for in-vehicle communication, will be pursued towards the design of a "Universal" system which could be tailored with relatively minor changes to suit a variety of vehicle specifications from different manufacturers. However, at the current stage of design and development, one cannot escape some basic specifications due particularly to the design constraints and the specific requirements of car manufacturers. The following chapter will describe the constraints and the design approaches behind the development of the INELEC Multiplexed System (IMS).

CHAPTER TWO

DESIGN ISSUES

- . Design constraints
- . Electronic design options
- . Network topologies
- . Design strategy

Design Issues

II.1 Design constraints

This project has been proposed on the basis of a mutual agreement between the Department of Postgraduate Studies of INELEC and the Research and Development Department of the Algerian Company of Industrial Vehicles, (SNVI-CVI), which has expressed an interest for the advantages that may be brought by the implementation of a multiplexed wiring system in replacement of the existing wiring harness installed so far on the different vehicle models.

The manufacturer considered the system from the different sides of engineering and concluded that our proposed solution will respond to their needs of improvment in the quality of the product. This has motivated the company to offer its services by providing the necessary automotive equipment for the testing and implementation of a prototype.

It was mutually agreed that the product should respond to a maximum of integration to minimize the importation of electronic devices for the cost effectiveness, of the product, by selecting primarily the locally fabricated devices. The system was then designed accordingly although the design requires integrated circuits, such as microprocessors, which, unfortunately, are still imported from abroad. However, the proposed solution was considered satisfactory in response to the following requirements:

- (1) The system has to be cost effective, otherwise there will be no interest to replace the conventional harness by a multiplexed one though more 'intelligent', better reliable and easy to install and service.
- (11) The system should be compatible with the existing electrical system and should be easily adaptable with relatively minor changes to other vehicle specifications.
- (iii) The system should be easy to use and transparent to the vehicle's driver.

Other design constraints are inherent to the nature of the vehicle's environment. [7,8]

Climatic conditions:

lemperature: the temperature range for automotive environment appliances exercises a decisive influence on the choice of the circuit and components. Typical ambient temperature range varies between -30 and +85 °C. The upper temperature limit may reach 100 or 120 °C depending on the mounting location (engine compartment, exhaust system). To these influences must be added the self-heating resulting from the power dissipation of the electronic devices.

Humidity: protection measures against humidity of electronic devices and components are essential for system reliability and life-time. Electronic devices have to be protected not only against splash water and condensation but also against other operating materials such as oils, petrol, and greases or even road grit if their mounting location permits contact with such agents.

Sealed housing, lacquering of printed circuits, and sealing with synthetic resins or silicón rubber are examples of such protection measures.

1 C

- Mechanical vibration
- Electromagnetic interference
- Supply variations
- Switching transients
- Power consumption

All these parameters have to be taken into account for the choice of system architecture, electronic components used, and mounting locations of electronic modules.

II.2 Electronic design options

As we have seen previously, inexpensiveness and improved reliability of semiconductor devices have played an important role in launching multiplex system research activities. Three electronic approaches to multiplexing are considered: wired logic, custom controllers, and microprocessors.

Table 2.1 gives a comparison of their main characteristics. Wired logic is far below to fit the growing needs of the automotive industry. Custom controllers option exhibits no adaptability, which makes its application range very specific and limited. It is a poor choice to suit the changing and diverse nature of the automotive market.

Intelligent electronics or microprocessor option seems to be the most suitable choice for multiplex system development and implementation. A microprocessor-based system offers much more design flexibility and system adaptability. It also allows to plant autonomous intelligence at different locations of the vehicle which, in turn, increases system retrability.

Approach	Wired logic	Custom controllers	Microprocessors
Functions determined by	Hardware	Hardawre	Software
Curcuitry	Dedicated	Dedicated	Basically same for each application
Critical factors	Logic and circuit design	Design and development	Suitware development
Number of components per system	Hìgh	Low	Low
Adaptability to other models	Low	Nil	High
Unit cost optimum at	Low produc. runs	Very high prod. runs	Medium production runs

Table 2.1 Comparison of electronic design options.

Following, is a discussion of the different ways to interconnect microprocessor-based systems.

II.3 Network topologies

The principal technology alternatives that determine the nature of a local network are the topology and the communication medium of the network [9]. Together, they in large determine the type of data that may be transmitted, the speed and efficiency of communications, and even the kinds of applications that the network may support.

Based on these two technologies, 2 classes of local networks are defined with different configurations:

Store and Forward: a network in which a complete packet or block of data is received into a buffer in the memory of an intermediate node before being retransmitted on the route to its destination. In general, the nodes are interconnected by independent point—to—point transmission lines.

Broadcast: a network in which a message transmitted from one station is received by all other stations. In general, the stations are all connected to a common transmission line and so a particular station must detect that a message is addressed to itself. All stations are directly connected by the common transmission medium and so communication does not involve an intermediate node.

II.3.1 Example configurations

a) Complete interconnection

Each node in the network is connected by a dedicated point-to-point transmission line to all other nodes as shown in figure 2.1

This store and forward topology exhibits high integrity as the failure of one node does not affect communication between the others. However, it is not commonly used because of the high implementation and expansion costs.




Fig. 2.1 Complete interconnection

b) Mesh interconnection

A topol gy in which each node is to be connected to at least 2 other nodes to provide alternate paths (Fig. 2.2). This structure exhibits also high integrity but requires componenting software. The network is store and forward and so the delay depends on the number of intermediate nodes.




Fig. 2.2 Mesh topology

c) Star topology

In a star topology, a central switching element is used to connect all stations in the network (Fig. 2.3). The central element uses circuit switching to establish a dedicated pattern between two stations wishing to communicate.

This store and forward configuration provides low wiring costs, which also results in low expansion cost and low delays.

A major drawback of this topology is that if the central switching element fails, the entire network is lost. Also any cut of the communication medium will cause permanent isolation of the corresponding station.




Fig. 2.3 Star topology

d) Tree topology

It is an extension of the star topology (Fig. 2.4) and so has very similar characteristics. Namely, it is a store and forward topology where all the nodes occur in a hierarchical sequence from one end to another. Implementation complexity and reliability problems make this a poor choice for connecting multiple processor networks.




Fig. 2.4 Tree topology

e) Bus topology

Also known as a highway or multidrop link (Fig. 2.5). It is a broadcast system in which all the stations are connected to a common communication medium. Bus topology exhibits low wiring and expansion costs as well as simple software (broadcast communication). However, it suffers integrity problem as the communication fails if the transmission medium is cut. Also, there is no way to communicate with isolated stations unless redundant transmission line is provided.




Fig. 2.5 Bus topology

f) Ring topology

In a ring topology (Fig. 2.6), the processors are logically connected into a circular structure. This has the advantage that any transmission medium can be used: twisted pair, coaxial cable or optical fiber. Typical application suited to a ring system, is a network in which the processors are not in physical proximity and in which each processor is normally occupied with local tasks, not involving the other processors.

The topology can be considered as an extension of the bus structure and so exhibits similar characteristics except that complete isolation of any station requires a cut at both sides of the connection and hence it provides better integrity.




Fig. 2.6 Ring topologý

II.3.2 A comparison of network classes

Table 2.2 outlines the arguments for the Store and Forward and Broadcast classes of networks [10].

BROADCAST	STORE AND FORWARD
- No routing, simpler software - End-to-end error control	- More complex communication software - Point-to-point controls required for efficiency and end-to-end controls needed for intermediate node failures.
- The destination address must be recognized before a message can be received by a station	- The message is first received then the destination address can be checked at the message has reached its destination or should be routed on
- One transmission line has to support all the communication with the network, high speed lines (1 to 10 Mbits) required.	- Multiple low speed transmission lines can be operated in parallel.
 Wait for access contention delay Transmission path can be completely passive and so be inherently reliable 	 Intermediate nodes delay Transmission path includes switching nodes so is less reliable
- Redundant paths required in case of line cut - Low wiring costs - Suitable for local networks	- Alternate paths easily achieved in mesh networks - More wiring required - Suitable for geographica- lly dispersed networks

Table 2.2 Comparison of Broadcast and Store and Forward classes

II.4 Design strategy

Having examined the different possible network topologies for the multiplexed wiring harness and the parameters affecting the design process, it is time to give the idea about the philosophy behind the design of the INELEC Multiplexed System (IMS).

System electronics:

For design flexibility and adaptability reasons, a standard low cost microprocessor has been used conjunction with a set of single-chip microcomputers to constitute the core of the system's electronics. This is due particularly to the changing nature of the automotive industry. Another point is that the SNVI-CVI company has required that the system can be practically implemented on its various vehicle models with few or no changes, therefore system electronics has to exhibit some flexibility to be easily adaptable to meet different requirements of different models. This feature be achieved using other cannot electronic options such as wired logic or custom controllers.

Multiplexed network:

It appears that a broadcast ring architectured network used in a centralized environment is more appropriate to our system than any other configuration as it suffers less wiring costs and presents easier expansion facilities and adaptation to other vehicle models.

We have chosen a master-slave centralized system instead of a distributed system for the following reasons:

- A peripheral failure does not upset the whole system.
- In the event of the master controller failure,
 the slave units switch to emergency operation.
- System expansion flexibility.
- Easy localization of failures.
- Simpler bus arbitration software.

Technology:

Concerning the technology used to implement the system, we have seen previously that CMOS was the most appropriate technology to automotive applications, particularly in terms of immunity to supply variations and low power consumption. However, we were not able to suit this requirement as CMOS devices were not available during the time of development. Instead, we used NMOS and even some TTL devices.

Communication:

Synchronous communication is usually selected in applications where continuous data transmission/reception is required and/or where the enhanced data recovery capability of this method is needed. The important distinction between synchronous and asynchronous communications is the fact that in the first one, a clock signal that is in perfect synchronization with the received data is required at the receiving unit. Synchronous communication is most useful in applications such as continuous remote control and guidance. It is not commonly used with small microprocessor systems.

In asynchronous systems, the communication medium is in mark (binary 1) condition in its idle state. As each character is transmitted, it is preceded by a start bit or transition from mark to space (binary 0), which indicates to the receiving unit that a character is being transmitted. At the end of that character transmission, the line is returned to mark condition by one or more stop bits. The start and stop bits permit to synchronize data transmission on a character-by-character basis.

Asynchronous communication is advantageous as it is inexpensive due to simple interfacing required.

27

Power bus:

In a ring architectured system, for reasons of ease of installation and harness simplicity, it seems expedient to construct the power line using a uniform wire cross-section, designed to handle the maximum load currents at any point, and loop it around the vehicle along with the communication bus. To reduce cost and weight, it is preferable that each electronic module and its corresponding sub-harness use power line whose cross section varies in accordance with individual demands.

In the following chapter the system description is given.

CHAPTER THREE

INKLEC_MULTIPLEXED_SYSTEM

- . General description
- . Master control unit hardware
- . Slave control unit hardware
- . Load switching and monitoring

INELEC Multiplexed System

III.1 General description

The system consists of the master control unit (MCU), the slave (local) control units (SCU) and the transmission lines: a power bus and a control bus. Figure 3.1 shows the overall system configuration.

A power supply is provided with each electronic module to supply it with the appropriate working voltages: +5 and +12 V are directly derived from the +24 V power bus through 7805 and 7812 voltage regulators respectively (see figure 3.2). Negative supply voltage (-12 V), required for bus communication, is provided using an Intersil 7660 dc-to-dc voltage converter whose output is regulated by a 7912 voltage regulator. Diode D₁ is used to protect the circuitry from battery reversal whereas capacitor C₁ is used to eliminate high frequency spikes.

The multiplexed harness is controlled by the MCU (Fig. 3.3) located in close proximity to the rear of the dashboard so that all control inputs can be connected directly.

: ;^{*} .





Fig. 3.1 Electronic harness configuration for '25L4' minibus.



-32-

Some control commands may be transparent to the MCU as they can locally be sensed and processed by the slave control units (eg. some bus models have their rear door open/close switch located at the rear of the vehicle). Only monitoring data of such control commands is reported to the MCU.

After interrogating driver's commands, the MCU broadcasts a message containing all necessary information about the functions to be performed by the slave control units. All the SCUs receive the message simultaneously, perform the required switching functions, but only one SCU is allowed to report back appropriate data (eg. motor RPM, temperature, etc...) and diagnostic information about the performance of the driven loads.

Figure 3.4 shows the schematic diagram of a typical SCU. It consists mainly of a processing module, a power supply module, and a power switching module.

Power up system restart can be initiated whenever appropriate by turning off and on the main power switch. A separate system restart switch can be provided but with extra wiring costs.




Fig. 3.4 Slave control unit block diagram

System specifications are summarized below:

-	Multiplex	transmission	method:	centralized	LAN.

- Logical structure: master-slave.

- Bus access: polling.

- Priority control: no.

- Acknowledgement: inherent.

Addressing: broadcast.

- Error detection: false start bit,

parity and framing.

- Bit synchronization: asynchronous.

- Transmission rate: 10.4 Kbps.

- Topology: ring.

- Medium: coaxial cable.

- Communication levels: -12V, +12V.

- Bit time: 96 μS.

•

III.2 Master control unit hardware


The master control unit circuit is based upon the Motorola MC6802 microprocessor.

This microprocessor has the following features [11]:

- 8-bit word size
- 128 bytes of internal RAM, of which 32 are retained on power down
- On-chip clock circuit
- 16-bit memory addressing
- Software and external interrupts.

Figure 3.5 shows the circuit diagram. It consists mainly of a processing section and an I/O section.

The master control unit (MCU) 24 input lines are directly connected to the central processing unit (CPU) data bus via octal bus buffers (74244). They are memory-mapped so that they are accessed as if they were memory locations. The number of input control switches, if revealed to be not sufficient for other vehicle, models, can be increased to cover all possible vehicle switching requirements provided that address decoding and the necessary software adjustments are to be met.






Table 3.1 shows the functional allocation of the different input lines. These lines are active low so that to eliminate spurious command inputs.

INPUT SWITCH	FUNCTION	SLAVE UNIT(S) CONCERNED
10	Headlight main	1,2
11	Headlight dip	1,2
12	Flasher right	1,3
13	Flasher left	2,4
14	Back up light	1,2,3,4
15	Hazard flasher	1,2,3,4
16	Parking light	1,2,3,4
17	Ceeling lights (passengers)	5
18	Ceeling lights (driver)	5
19	Windshield washer	5
110	Windshield wiper right	5
I11	Windshield Wiper left	5 .
I12	City horn	5
113	Urban horn	5
I14	Brake (stop) light	2,4
115	Ignition key	master

Table 3.1 Input control switches

The MCU controls a 4-digit liquid crystal display unit. The rightmost two digit are driven directly from the system data bus through two MC14511 BCD-to-seven segment latch/decoder/drivers. These two digits are used to display vehicle engine temperature in °C. The two other digits are driven by port B of the MC6821 Peripheral Interface Adapter (PIA) via two 7448 BCD-to-7-segment decoders and are used to display the number of motor rotations per minute (RPM). It is worth to mention here that in order to prevent electrolytic decomposition of the liquid crystal display, an alternating drive voltage has been used. This is a low frequency square wave (7.67 Hz) applied to the 4-digit L.C.D. back-plane. Exclusive OR gates (7486) are used to provide out phase or in phase signals to the ON or OFF segments respectively. The low frequency signal is provided by the well known 555 timer connected in an astable configuration. The 7490 counter is used to derive the 7.67 Hz signal for L.C.D. back-plane and the 1.91 Hz signal used as flasher time-base.




Fig. 5.6 Timing and display unit.

Port A (I/O lines PAo thru PAo) of the PIA is used to drive an LED bar-graph to display the tank fuel level, while two 8212 latches are used to drive an array of 16 LEDs to display different dashboard indicators such as turn signals and headlight, as well as warning signals such as SCUs fault indication. Fault indication by a symbol being more appropriate than written failure indication (codes or sentences), symbols or graphs can be placed above the LEDs in order to guarantee a quick and unequivocal fault indication.

An electronic buzzer is driven by PIA port B I/O line CB2 to provide an audible signal synchronized with dashboard flasher LEDs indicators. Buzzer on and off switching is achieved using a 2N2222 transistor.

The serial communication timing is based upon the CPU clock which is driven by an external 3.579 MHz crystal. The peripheral interface adapter I/O port A line PA7 is used in conjunction with control lines CA1 and CA2 to connect the MCU to the overall system communication medium via two EIA level converters 1488 and 1489 that are used to translate O and 5 V signals to +12 and -12 V respectively and vice versa.

System memory and CPU peripheral devices are mapped in table 3.2.

	•		
	0000	٥٥٥٥ ر	
bit counter	0001		system RAM
output character		0075	
input character	0002	007F	
	0003		not used
byte counter	0004	E000	
parity counter	0005	E001	switch 2 (U5)
interrupt flag			switch 1 (U4)
B pseudo-accum.	0006		
	0007		not used
error flag	0008	E400	
slave counter	0009	E405	switch 3 (U6)
dead lock flag		2-103	latch 8212 (U9)
display location	000A	E800	
	0040	E801	PIA DDRA (U2)
diagnostic	0010	5801	PIA CRA
table	0020	E802	PIA DDRB
slave table ptr	0020	E803	_
time-out counter	0022		PIA CRB
time-out counter	0024	EC00	
scrach RAM	0030	;	MC14511 (U17,U18)
command message	··•	FF 0 0 0	1-4-6 0010 (110)
slave answer	0034	F000	latch 8212 (U10)
	0050		not
slave table	0059	F800	used
diagstic. tab.ptr	Appendix or a second se		EPROM 2716 (U3) system
	0060		monitor
system stack area			and vectors
<u></u>	٠,		

Table 3.2 System memory and I/O peripherals map

III.3 Slave control unit hardware

The slave units hardware (see Fig. 3.7) is based upon the Motorola MC68705P3 microcomputer unit. It is an the 6805 family of single-chip EPROM member of microcomputers [12]. Its main features are:

- 8-bit architecture,
- 112 bytes of RAM,
- 1804 bytes of user EPROM,
- internal 8-bit timer with 7-bit prescaler,
- on-chip generator,
- 20 I/O lines,
- External, timer and software interrupts,

all in a 28-pin package.

All the slave units, except for the engine unit, have the same logic and differ only in:

- their address code,
- the number of power switching devices used
- the presence of analog signal inputs.

The engine slave unit, see figure 3.8, is an R3 version of the same single-chip microcomputer family which incorporates an analog-to-digital converter and offers more I/O lines and EPROM size [13]. The microcomputer memory map of both versions is given in appendix A. Plate 2 shows a typical SCU module.

.




Fig. 3.7 Slave control unit circuit diagram.





Fig. 3.8 Engine SCT eirouit diamam.



?

Plate 2: Typical SCU module.

17.

slave control units are designed to The self-addressing, i.e., each unit allocates an identification number to itself corresponding to the mounting location of the electronic module (see table 3.3). The address of the SCU is read from 3 switches via I/O port lines PCO, PC1 and PC2. This identification number forces the slave units to execute only those functions specific to their respective physical locations. This feature greatly simplifies system assembly and maintenance.

Serial communication is performed via I/O port lines PAO and PA1. Timing reference is derived from an external 4.0 MHz crystal in order to match MCU bit timing.

All the units receive the message simultaneously and each one extracts the appropriate control bits from the three-byte control stream. Only the destination slave unit, to which was addressed the control message, is allowed to access the bus, feeding the master control unit with necessary data and diagnostic information which, in turn, constitutes an inherent positive acknowledgement.

UNIT	IDENTIFICATION NUMBER
MASTER CONTROLLER SLAVE FRONT RIGHT SLAVE FRONT LEFT SLAVE REAR RIGHT SLAVE REAR LEFT SLAVE ENGINE	0 1 2 3 4 5

Table 3.3 Address allocation.

If there were no feedback from the concerned slave unit within a time slot of 20 mS, it will be automatically flagged so that the master will no more send messages to this unit and its corresponding dashboard indicator (LED) is turned ON.

ř.,


. On the other hand, if there were no message emanating from the master control unit within a time slot of 25 mS, the slave control units are programmed to switch to emergency operation. The additional time slot of 5 mS is added so that the other slave units will not detect false master time-out in the time period during which the master is waiting an answer from an eventual defective slave unit. The fail safe operations performed are headlight dip, back up and hazard lights.

III.4 Load switching and monitoring


Power switching is achieved using NPN power transistors 2N3055 having a driving capability up to 15 A [14], preceded by a low power NPN transistor 2N1711 connected in a darlington pair configuration (see Figure 3.9-a). The use of NPN switching transistors requires that two fly-leads are to be connected to each load as the chassis ground (vehicle's body) cannot be directly connected to one of the load terminals. Direct chassis ground connection can be achieved using PNP darlington transistors that were unfortunately not available during the project development.

In the abscence of intelligent power switches, load monitoring was achieved using a general purpose transistor 2N3904. The load monitoring test is to be carried out while the power transistor is in the off condition. If the lamp filament is cut or the load fuse is blown, transistor Q3 will be cut off so that the monitoring output is a logical 1 indicating load fault condition (see Fig. 3.9-c). Figure 3.9-b shows that normal load condition will bias transistor Q3 so that the monitoring output will be a logical 0 indicating normal load operation.

Plate 3 shows a typical power switching module.




(b) Equivalent circuit for normal operation.



(c) Equivalent circuit for fault condition.

Fig. 3.9 Load monitoring circuit diagram.



-51-

CHAPTER FOUR

.

INTERPROCESSOR COMMUNICATION

. Serial communication

1. f

- . System protocol
- . Communication medium
- . Data integrity
- . Failure conditions
- . Data recovery

Interprocessor Communication

IV.1 Serial communication

The automotive industry recognizes the advantages of developing standards for serial communication. A standard interface and protocol will limit prices and increase reliability through improved diagnostics.

IMS communication process incorporates some features of the SAE J1850 class B standard, concerning message size, bit time duration, inter-byte separation, latency and error handling.

The communication between the master and the slave units is asynchronous as it is cheap and simple. Bit timing and message serialization are software generated thus reducing system hardware and offering more system protocol flexibility as the baud rate and the message length can be easily changed to suit other requirements.

IV.2 System protocol

Protocol refers to the set of rules that are followed by interconnected devices on the bus in order to insure the orderly transfer of information. It is sometimes referred to as the line discipline or Data Link Control. Signetics outlines the functions performed by the protocol as in the following [15]:

- establish and terminate a connection between two stations.
- assure message integrity through error detection, requests for transmission, and positive or negative acknowledgement.
- 3) identify sender and receiver through polling or selection.

. .

4) handle special control functions.

Obviously, the choice of a line protocol for a particular multiplex system is crucial to the ultimate success of the system in a given application. At INELEC, we desired to make the best choice possible on protocol for our multiplex system.

INELEC Multiplexed System (IMS) uses polling technique for bus arbitration in a master-slave environment. The master control unit has the overall priority over the communication bus and allocates bus access to different slave units in a cyclic manner.


Figure 4.1-a shows the general format of the message interchanged between master and slave units.

Each message is of fixed format and consists of four bytes. Fixed data length was chosen because the variable data length does not prove effective for improvement of response in view of small difference between maximum and minimum data lengths and the large overhead size of the frame format for end of message control. The variable data length offers the formal freedom, yet not much practical merits because, in any case, the memory for maximum data length need be secured and the software becomes complicated.

The message consists of several parts (see Figure 4.1-b):

	Start of transmission	1	bit.
_	To address (destination)	4	bits.
_	From address (origin).	4	bits.
_	Control commands or data	3	bytes.
-	Parity, stop and inter-byte	1	bit each.

77 .



IV.3 Communication medium

IMS uses a baseband $50-\Omega$ coaxial cable as a communication medium (IEEE802 standard) [16], which is more sultable to digital data communication than the conventional 75-A coaxial cable, as it suffers less intense reflections from the insertion capacitance, of the taps and provides better immunity against low frequency electromagnetic noise. As already mentionned, IMS is a broadcast ring-architectured network, consequently, simple passive T-connectors can be used to tap control signals at any point into the cable. This feature increases system expansion flexibility.

Other communication media can also be used such as twisted pair and fiber optics, but the later one requires active taps thus making it significantly more expensive. Table 4.1 gives a comparison of the main characteristics of a coaxial cable and an optical fiber.

	Coaxial	Fiber
Data rate/Km	50 Mbits	> 1000 Mbits
Accessibility to	Easy	Difficult
being taped Signal radiation	Yes	No
Bit error rate	1 in 10⇔	1 in 107+
Grounding problem	Yes	No
Static problems	Yes	No
Size and weight by data rate Installation cost	Large	Small
	1N	2N

77.

Table 4.1 Comparison of coaxial cable-optical fiber

IV.4 Data integrity

In automotive multiplex systems, because of the risk involved, there is no room for accepting a wrong message. The system has to verify that the data it is processing is correct before taking any potential dangerous or undesirable action. For instance, headlight lamps must not be accidently switched off while driving on a highway at night in order to prevent the driver from being controlled with sudden darkness.

The communication link between the master control unit and the different slave units has to be reliable, noise tolerant but also simple in order to keep within the requirements of the multiplexed system.

To achieve the highest possible data integrity, it is possible, using certain coding schemes, not only to detect errors but also to correct them as well [17]. However, the amount of redundancy introduced into every message is much higher than in error-detecting schemes only.

During data transfer from one unit to another, 3 bits are inserted within each transmitted byte for start of transmission, even parity and framing as shown in figure 4.1-c. This represents 27.27% of the transmitted data that do not convey any information. This unavoidable burden is the cost of maintaining system reliability at an acceptable level.

For this purpose three error detection schemes have been installed on the logical transfer layer of the protocol to insure communication integrity. These schemes are:

- 1- false start bit
- 2- parity error
- 3- framing error

1- Detecting false start bit

Many errors can occur during the communication process due particularly to noise as the vehicle medium is too harsh. Such noise signal looks like a start bit to the receiving unit and is referred to as a false start bit. A way to reduce the occurence frequency of such bits is to sample the line many times and use the majority logic to determine the bit value.

the receiving routine at both master and slave units level samples the line once after initial detection. It is required that this sample must be low for that bit to be considered as an actual start bit, otherwise the communication process is immediately aborted and the receiving unit(s) return(s) to the listen state.

This sample is taken at one half bit duration after initial detection (96/2=48 μ S), which is quite a 'long' period of time that overrides any noise spike occurence.

2- Even parity error

Parity is a simple error-detecting code. This is a single bit added to each byte which makes the total number of '1' bits even. This type of errors occurs whenever the total number of 1's counted at the receiving unit is found to be odd. However, even parity scheme does not detect double (or modulo 2) error occurences.

3- Framing error

This error-detecting scheme is used to synchronize data transfer from one unit to another and is particularly usefull to detect cases when the communication bus is shorted to ground as this bit must be always high.

IV.5 Failure conditions

IMS protocol incorporates properties which insure operational safety even in presence of errors. it allows to discriminate between reversible errors (message transfer corrupted by noise) and irreversible (permanent) failures such as hardware faults.

The detection of errors in IMS occurs at two levels. The first is local detection by the slave control units of deficient loads such as blown bulb filament, then monitoring data is reported to the driver via the master control unit, and the second is detection of a faulty electronic module by other modules.

IMS provides a powerful mechanism for detecting and isolating faulty slave units. In fact, polling technique allows the master control unit to keep track, in a cyclic manner, of the proper functioning of individual slave units. Any non-answering unit is automatically flagged so that no more messages will be addressed to it. On the other hand, the slave control units are able to detect master bus time-out and consequently enter the fail safe operating mode.

IV.6 Data recovery

In case message broadcasting has been corrupted (by noise), the slave units will abort message reception. All data immediately received prior to message corruption is considered not valid so that no switching action will be taken. Only one slave control unit (SCU #3) is allowed to access the communication bus and transmits a 'nil' message to inform the master control unit that the previous message has been canceled so that a retransmission action is to be taken. In fact any slave unit can be selected to request message retransmission. SCU #3 has been chosen because its physical position is less exposed to crash damage than the other SCUs.

In case message corruption occured during data transfer from slave unit #n to master, the MCU will ignore data received and broadcasts a new message to the next slave unit (SCU #n+1).

To avoid deadlock hang ups or illegal bus state, due particularly to bus shortage to ground or any other hardware or software fault that brings the communication bus to permanent ground potential, the master controller suspends message generation in case where the cumulative number of framing error occurences is greater than the number of slave units present whithin the vehicle. A general fault message is displayed on the dashboard (all SCUs fault indicators are turned ON) while the slave units will detect an illegal identification byte (both destination and origin addresses are equal to 0) thus leading to emergency operation.

CHAPTER FIVE

IMS INTERFACING

- . Harness configuration
- . System inputs
- . System outputs
- . Intelligent power switches

IMS Interfacing

V.1 Harness configuration

Figure 5.1 shows the partionning of the multiplex wiring prototype based on the '25L4' minibus. The control inputs are fed directly to the master control unit (MCU) without modification of the existing dashboard control switches:

Headlight switch (main and dip)

Flasher switch (2 positions: right and left)

Horn switch (2 positions: city and urban)

Parking switch

Hazard warning switch

Windscreen washer switch

Windscreen wiper switch right

Windscreen wiper switch left

Ceeling lights switch (driver)

Ceeling lights switch (passengers)

Stop light switch (fly-leads)

Ignition key switch

For cost reduction considerations, smaller sized control switches can be used instead of the existing ones, as switching is performed using logic potential levels only.

When the vehicle is not in use, a main power switch is provided with the multiplexed harness, in order to isolate the vehicle electronics and electrical system from the battery thus saving total system power consumption.





Fig. 5 .1 Multiplexed harness configuration.

V.2 System inputs

There are three types of data inputs to the multiplexed system: control switches, analog signals provided by different sensors, and on-off information provided by on-off sensors.

Control switches can be directly connected to the logic inputs of the system. Figure 5.2 shows both positions of a control input switch. A closed switch corresponds to logic 'O' whereas an open switch corresponds to logic '1'.




(a) Open switch

(b) Closed switch

Fig. 5.2 Control switch interfacing.

Exception is done for flasher (left and right) and hazard switches, see figure 5.3, where the flasher timing signal (1.91 Hz) is inputted to the system through OR gates. A switch closure will cause the output of the OR gate to follow the timing signal, while it will be always high whenever the control switch is open.






Fig. 5.3 Flasher and hazard switches interfacing.

Analog signals are provided to the system via the slave engine unit (SCU #5). This unit incorporates an 8-bit four-channel anolog-to-digital converter, giving a resolution of 1/2° or approximately 0.5%, which is quite satisfactory for the majority of automotive monitoring applications (fuel level, engine temperature...).

On-off sensors are another source of input signals to the multiplexed system. These are: belt continuity, oil pressure and brake pressure. The output of this type of signals requires only to be down converted from battery level (24 volts) to logic level (5 volts). Figure 5.4 shows that when the ouput of the on-off sensor V_1 is between 15 and 28 volts, the input voltage V_2 to the SCU will be considered as a logic '1'. If the output voltage of the sensor drops below 15 volts, V_2 will be considered as a logic '0'.




Fig. 5.4 On-off sensor interfacing.

Table 5.1 shows the slave units I/O ports functional allocation. Apart from port lines PAO and PAI used for interprocessor communication, the output ports correspond to the SCU driving outputs, while the input ports correspond to the SCU monitoring inputs.

Some of the electrical loads are not monitored as their performance can be directly seen or noticed by the vehicle's driver. Such loads are windshield wiper, windshield washer, city and urban horns which provide either visible or audible signals to the driver-

Function	Slave unit	Output port	Input port
Serial communication	all	PAO	PA1
Headlight main	1,2	РВО	PA2
Headlight dip	1,2	PB1	PA3
Back up light (front)	1,2	P82	PA4
Back up light (side)	1,2	PB3	PA5
Flasher (turn signal)	1,2	PB4	PA6
Back up light (side)	3,4	PBO	PA2
Back up light (rear)	3,4	PB1	PA3
Stop light	3,4	PB2	PA4
flasher (side)	3,4	PB3	PA5
Flasher (rear)	3,4	PB4	PA6
Tail licence light	4	PB5	PA7
Windshield wiper (right)	5	РВО	
Windshield wiper (left)	5	PBI	-
Windshield washer	5	PB2	
City horn	5	PH3	
Urban horn	5	PB4	
Ceeling lights (driver)	5	PB5	PA2
Ceeling lights (passenger)	5	PB6	PA3
Belt continuity (on-off)	5	_	PA4
Oil pressure (on-off)	5		PA5
Brake pressure (on-off)	5	1944	PA6

Table 5.1 Slave I/O ports functional allocation

V.3 System outputs

There are two types of system outputs: Driving outputs and display/diagnostic ones.

System driving outputs correspond to the driving 170 port. Innes of the different slave units around the vehicle. Table 5.2 gives the typical current requirements of the different electrical parts of the vehicle. An in-line fuse is required on each 170 port output line to protect the devices from short circuit hazards.

Load	Current (A)
Headlight main	2.8
Headlight dip	2.6
flasher	0.25
Back up (front lateral) Back up (rear back)	0.35
lail licence	0.25
Stop light	1.2
Ceeling light	5.6
Windshield washer	0.4
Windshield wiper	2.5
City horn .	2.0
Urban horn	2.0

Table 5.2 Typical current requirements of '25L4' minibus electrical equipement.

Figure 5.5 shows the protoype display panel, where all the necessary information is displayed.




Fig. 5.5 Dashboard displays and indicators.

V.4 Intelligent power switches

Automotive experts agree that all-encompassing multiplex systems will not be practical until power switching issues are resolved. The problem is that power switches at each station or node must incorporate some form of intelligence in order to ease the work load of processors.

Power devices are available (Fig. 5.6) that translate encoded commands, monitor loads, and interact intelligently with other components [18, 19], but the cost of these devices limits greatly their widespread use.

devices are cheap and moving toward commercial grade prices. Automotive power ICs from TI combine two technologies. A multiepitaxial bipolar process is used to make rugged low-cost high-side drivers for relays, lamps, and solenoids. A power Bidfet IC is optimized for use in full-H drive stepper motors.

Two chips employing the technologies are now available. The TLP401 serial I/O octal driver incorporates power Bidfets. The chip can switch up to 0.5 A at 60 V with an operating frequency of 1 MHz. The TLP440 high-side driver, with multiepitaxial bipolar transistors, can source up to 10 A at 85 V. Both ICs are protected against thermal faults, overcurrent, and battery reversal.




Fig. 5.6 Scheratic of an intelligent power switch.

CHAPTER SIX

SYSTEM SOFTWARE

- . Software design
- . System software
- . Master control unit software
- . Slave control unit software

System Software

VI.1 Software design

This chapter describes the different subroutines developed within the control programs of the INELEC Multiplexed System. Different criteria have to be fulfilled by the software:

- Speed: as time is an important factor in the system functioning.
- 2) Economy: keeping the code short will reduce the number of EPROMs to be used, and the software can fit in the limited EPROM capacity of single-chip microcomputers.
- Reliability: avoiding deadlocks and endless loops.
- 4) Flexibility: the software can be easily extended or reconfigured to meet changing specifications of other vehicle models.
- 5) Ergonomics: easy to use.

VI.2 System software

The hardware of the master control unit and that of the slave control units being based on different processing units, consequently, software development was carried out on different equipment.

All MCU software was developed in machine language on a Motorola D5BUG-E 6802 kit [20] provided with an hexadecimal keyboard, a 6-digit 7-segment display and a cassette interface. The slave units software was developed in assembly language on a Motorola M68705EV.M [21] provided with a monitor/debugger, a one line assembler/disassembler, a programmer for on-chip EPROM, and a cassette interface.

ŀ

VI.3 Master control unit software

Figure 6.1 shows the block diagram program structure of the master control unit.




Fig. 6.1 Structure of MCU control program.

In the following material, a discussion of the different subroutines is given.

Initialization

This portion of MCU control program is executed each time a system power-up reset is initiated. The routine clears the system memory (RAM) working space, loads the system stack with hexadecimal value 007F representing top of stack, and initializes all the flags necessary for further CPU functioning. PIA ports A and B are set in the output mode, whereas the dashboard indicators and displays are cleared.

Built slave unit address table

This main program portion determines first the number of slave control units present in the vehicle by reading input switch 3. Command inputs I_{21} , I_{22} , and I_{23} are used to set the number of slave units. The minimum and maximum number values are 1 and 8 respectively. This number is used to decide the size of a table called SLAVTB. SLAVTB is built containing the message identification byte, i.e., the destination and origin addresses. An end-of-table flag (FFHEXADECIMAL) is inserted at the end of this table to allow the CPU to recycle command message generation. This feature allows the same basic MCU software to be used for other vehicle models having different numbers of slave control units.

Initialize transmission

Before transmitting any command message, the CPU clears parity counter ONECNT and initializes the number of data bits BITCNT to be transmitted per word and the command table pointer with their repective appropriate values (see Figure 6.2). BITCNT can be reprogrammed to other values (eg. 7 bits) to meet other design constraints. The communication status register ERRFLG is also cleared and the interrupt mask bit is set to disable CPU self interruption during transmission.




Fig. 6.2 Initialize transmission and reception subroutines.

Initialize reception

After broadcasting a command message to slaves, the master controller is expecting an answer (interrupt) from the addressed slave unit. The CPU has therefore to enable the interrupt by clearing the interrupt mask bit, clear the interrupt pass flag (INTPAS) and the communication status register ERRFLG, initialize bit and parity counters (BITCNT and ONECNT) and reset the time—out counter TIMCTR to hexadecimal value 021F (=543).

The time-out duration is set to be 20 mS and is computed according to the execution time of the main program portion (see figure 6.3) during which the master is expecting a slave interrupt. In figure 6.3, The number between brackets indicates the total number of machine cycles (MC) required by the corresponding instruction. One machine cycle time (t_{MC}), based on the 3.579 MHz crystal, is:

tmc = 1/finternal

fINTERNAL = foryBTAL/4

 $t_{MC} = 4/(3.579 \times 10^{6}) = 1.1176 \times 10^{-6} S$

		total=	33 MC
	BEQ	WAIT	(4)
	TST	INTPAS	(6)
	BRA	\$ +2	(4)
	STX	TIMCTR	(5)
	BEO	TIMERR	(4)
	DEX		(4)
	LDX	TIMETR	(4)
WAIT	NOP		(2)

Fig. 6.3 Time-out main program portion.

The slave time-out delay will be:

 $543x33x1.1176x10^{-6} S = 20.02 mS$

Other time-out delays can be easily achieved by just initializing TIMCTR to the appropriate value (see Table 6.1).

Delay (mS)	Value in TIMCTR HEX. DECIMAL
05	0088 136
10	0110 272
15	0197 407
20	021F 543
25	02A6 678
50	054C 1356

Table 6.1 Possible time-out delays.

Get command

This subroutine (see figure 6.4) is called each time prior to any message broadcasting, in order to update the command table CMDTAB, whose content is to be the newest reading of the three input command switches SWICH1, SWICH2, and SWICH3. As the control inputs are active low, this subroutine complements the input readings so that CMDTAB will contain the corresponding active high commands.




Fig. 6.4 Get command subroutine.

Transmit command

For multiplexed system proper functioning, interprocesor communication is very important if not vital. For this consideration, TRANSMIT and RECEIV subroutines are considered to be the heart of the system's software. The MCU bit timing is based on a 3.579 Mhz crystal giving a basic internal clock frequency of $f_{\text{crystal}}/4 = 894.75$ KHz corresponding to a time-period of 1.1176 μ S.

Each bit is 96 μ S, selected among the class B standard permissible values [22]. This corresponds to 96/1.1176 = 86 machine cycles.

This subroutine permits to the MCU to broadcast messages to slave units. It performs the following functions (see figure 6.5):

- Serialize the words to be transmitted.
- Keep track of the bit timing.
- Generate start, even parity, and stop bits for asynchronous transmission.

TRANSMIT is a tuned-execution time subroutine. Considering the program portion that corresponds to one bit transmission, we have:

	ROR	OUTCHR		(6)	
AGAIN1	BCC	ZERO		(4)	
•	JSR	ONEOUT		(11)+(10)	*
	INC	ONECNT		(6)	*
	BRA	CONT		(4)	*
ZERO	JSR	ZEROUT		(11)+(10)	**
	TST	\$		(6)	**
	BRA	CONT		(4)	**
CONT	LDA	В	#01	(2)	
	JSR	DLYB		(29)	
	BRA	\$ +2		(4)	
	DEC	BITCNT		(6)	
	BNE	AGAIN1		(4)	
			total	= 86 MC	

* : path for "1" only. ** : path for "0" only.

The total number of machine cycles per bit is always the same (86 MC), whether the transmitted bit is a "1" or a "0". In fact, dummy instructions are inserted in appropriate places to nil draw the time gap required by either of the paths to perform operations not available in the other, such as incrementing the number of 1'S counter (ONECNT) for parity.




Fig. 6.5 Transmit data subroutine.

Interrupt routine

When the CPU interrupt is enabled, this subroutine is executed on the first high-to-low transition of the CPU interrupt (INT) line. This transition may be caused by either of two things: a noise burst or a start bit of a message stream emanating from one of the slave control units.

INTERRUPT subroutine (see Fig. 6.6) will first disable CPU interrupt so that subsequent high-to-low transitions will not cause other unwanted interrupts that may disturb the communication process. Control is then passed to RECEIV subroutine.

For successful reception, it is important to take into account the number of machine cycles taken by the CPU to acknowledge an interrupt. The average CPU time taken to acknowledge an interrupt is 11 machine cycles (MC) [23]. Adding 29 MC taken by INTERRUPT subroutine before calling RECEIV (see extract from program listing below), we end up with a total of 40 MC (11+29) or $40 \times 1.1176 = 47.04 \mu S$, i.e., half a bit time ($\pm 1 \mu S$), which is the middle of the input bit where it will be sampled.




Fig. 6.6 Interrupt routine.

•

Below is an extract from the INTERRUPT subroutine:

NOP		•	(2)
NOP "			(2)
TST	\$		(6)
LDA	Α	#04	(2)
STA	A	PIACRA	(5)
LDX	#0035H		(3)
JSR	RECEIV		(9)
		total	= 29 MC

Receive data

Having checked that the first bit received is an actual start bit, RECEIV (see Fig. 6.7) will proceed sampling the input data stream at a time interval of 86 MC, i.e., all the received bits will be sampled at their middle. This increases data communication integrity.

If the middle sample of the first received bit has been found to be high (i.e., false start bit), RECEIV will set the corresponding flag in the communication status register (bit bo of ERRFLG) and abort reception process immediately so that control returns to the main program. Otherwise, reception process continues with a check of both parity and framing errors.




Fig. 6.7 Receive data subroutine. -9,1-

Bus time-out

In case an SCU fails to respond to a control packet, the MCU will detect a bus time—out after a time delay of 20 mS. The corresponding identification byte, consisting of destination and origin addresses, of the failed SCU is replaced by a flag (hexadecimal value FO), so as the MCU will no more address messages to this destination. The failed SCU code number is also appended to a diagnostic table called DIAGTIC, needed by subsequent program subroutines.

Slave feedback analysis

If the addressed SCU responds to the MCU, the latter has first to check message integrity before taking any action.

The communication status register ERRFLG content is checked for different probable occuring errors as tabulated below:

error	ERRFLG bits B2 B1 B0
false start bit	BO = 1
parity error	B1 = 1
framing error	B2 = 1

Table 6.1 Communication status register.

If a false start bit has occured, it will be merely ignored, and the MCU returns back to the listen state, waiting an interrupt from one of the slave control units.

On the other hand, if a parity or framing error were detected, the received data will not be taken into consideration, and the MCU proceeds to broadcast a new control packet.

A deadlock counter LOCK is set to count the number of framing error occurences in order to detect, eventually, permanent illegal bus state such as bus shortage to ground. An illegal bus state is assumed whenever the content of LOCK is greater than the number of SCUs present within the vehicle. LOCK is cleared each time a correct message is received.

Code conversion subroutine

This subroutine (CONVERT) is used to translate the faulty slave unit code numbers, present in DIAGTIC table, to another form which is more suitable for vehicle driver information. Suppose we are in presence of two faulty SCUs #01 and #04. CONVERT will process these codes to get a combined code that will be used, in a staightforward manner, by DISPLAY routine to switch on the corresponding dashboard indicators.

94

Dashboard indicators

The dashboard subroutine (DASHBRD) is considered as the MCU data dispatching center. After a correct message reception, this subroutine is called by the main program prior to update the dashboard displays and indicators. DASHBRD checks for nil message eventually sent by SCU #03, then proceeds dispatching different diagnostic data reported by the SCU.

Display routine

Before recycling message brodcasting, DISPLAY is called to update the different visual and audible dashboard undicators and displays, such as, flasher, headlight, brake, buzzer, fuel level, as well other diagnostic indicators.

VI.4 Slave control unit software

Figure 6.8 gives the main program structure of the slave control units.




Fig. 6.8 SCU program structure.

Initialization

After a system power up reset, this program segment (See Fig. 6.9) is executed to prepare the SCU to receive control commands from the master. The power up time-out is made to be 47 mS, which is almost twice the normal bus time rout (25 mS), in order to give more time to the MCU to achieve all the necessary initialization operations.

The SCU starts by clearing all the I/O port lines, so that all the loads are in the off state. Afterwards, the SCU determines its address by reading I/O port lines PCo, PC_{\star} and PC_{\star} , and defines all I/O ports accordingly.




Fig. 6.9 Flowchart of SCU initialization segment.

The main program segment continues by polling the perial data input line PA₁. The SCU is now capable of collecting data and processing commands emanating from the master controller.

Receive data subroutine

in 4.0 MHz crystal is used as SCU bit timing reference. The internal operating frequency is $F_{crymtm1}/4$, or two MHz. The SCU has a fixed machine cycle (MC) equal to 1. 183

The SCU receive data subroutine RXVDAT (see Fig. 6.40) is, unlike MCU, initiated by polling the communication bus instead of an interrupt. Reception process starts whenever there is a high-to-low transition on the input port time PA. Once a start bit has been recognized, the data stream is sampled at time intervals of 1-bit duration, i.e., $96-\mu S$ (96-MC), until the entire 4-byte control packet is received.

This tuned-execution time subroutine resides in 111 bytes and has the feature of being relocatable. Below is an excerpt of RXVDAT listing.

ADDRESS	OBJECT CODE	MNEMUNIC	(MC)
0257	03 00 00	BRCLR 1,\$00,\$025A	(10)
025A	24 04	BCC \$260	(4)
025C	3C 14	INC \$14	(6) *
025E	20 04	URA \$0264	(4)
0260	30	TST \$14	(A) **
0262	20 00	BRA \$0264	(4) **
0264	36 12	ROR \$12	(6)
0266	76 O4	LDA #504	(2)
0268	AD 35	BSR \$029F	(54)
0260	3A 10	DEC \$10	(6)
026C	26 189	UNE \$0257	(4)
•			

TOTAL = 96 MC

A variable delay subroutine is provided at hexadecimal address \$029F, where the delay is equal to: content of requister (A) \times 10 + 14. So, in order to obtain the (54) MC delay, we have to put \$04 (see line 0266) in register A, so that we will have $4 \times 10 + 14 = 54$ MC.

029F	40	DECA	(4)
0200	91)	NOP	(2)
02A1	26 FC	BNE \$029F	(4)
0203	81	RTS	(6)

^{*:} Path when a "1" is received.

^{**:} Path when a "O" is received.




Fig. 6.10 Flowchart of SCU receive data subroutine.

Transmit data subroutine

The serial transmit data subroutine TXMDAT (Fig. 6.11) is similar to that of the MCU, except that the number of machine cycles per transmitted bit is 96 as 1 machine cycle (MC) is equal to 1 μ S. Here again, there are two possible paths, see excerpt from program listing below, depending on whether the transmitted data is zero or one.

.

ADDRES	SS OB	JECT CODE	MNEM	IONIC	(MC)	
0206	AD AD	35	BSR	\$241	(8/13)	*
0200	30	14	INC	\$14	(6)	*
020E	20	. 06	BRA	\$0216	(4)	*
0210	D AD	32	BSR	\$0244	(8/13)	**
0217	2 3D	14	TST	\$14	(6)	**
0214	20	00	BRA	\$0216	(4)	**
0218	5 A6	02	LDA	#\$02	(2)	
0218	B AD	2D	" BSR	\$0247	(43)	
0216	3A	10	DEC	\$10	(6)	
0210	26	E8	BNE	\$0206	(4)	
021	E 36	14	ROR	\$14	(6)	,
022	0 24	04	BCC	\$0226	(4)	

TOTAL = 96 MC

*: Path for "1" only.

**: Path for "0" only.

As shown below, \$0241 and \$0244 are the addresses of the two subroutines called to fransmit a "1" and a "0" respectively. Another variable delay subroutine is provided at address \$0247, where the delay is equal to: (A) \times 10 + 23 MC.

0241	10	00	BSET	0,\$00	(7)
0243	81		' RTS		(6)
0244	11	00	BCLR	0,\$00	(7)
0246	81		RTS		(6)
0247	В7	17	STA	\$17	(5)
0249	4 A		DECA		(4)
024A	9D		NOP		(2)
024B	26	FC	BNE	\$0249	(4)
024D	В6	17	LDA	\$17	(4)
024F	81		RTS.		(6)




Fig. 6.11 Flowchart of SCU transmit data subroutine.

Data acquisition

This subroutine, see figure 6.12, consists of two parts: one dealing with analog signals, which is executed by the engine slave unit only (SCU #05), and the other part dealing with monitoring data of the driven loads.

Analog data is read via a four-channel analog-to-digital converter incorporated in the engine SCU. Three signals are considered: fuel level, RPM, and motor temperature. Equivalent digital values are processed and stored in memory locations 0032 ad 0033 for transmission.

Monitoring data is read via I/O port lines PA_2 thru PA_2 and is stored in memory location 0031. A "1" represents faulty load condition while a "0" represents normal load operation.




Fig. 6.12 Data acquisition subroutine.

Fail safe operation

This program segment is executed, whenever the SCU detects a bus time-out or an illegal bus state, in order to maintain a minimum set of electrical functions.

The bus time-out is detected whenever the MCU does not broadcast any message within a time-slot of 25 mS during normal operation or 47 mS after a power-up reset. A bus time-out counter is reset every time a message is received by the SCU to avoid false bus time-out detection. The following functions are maintained in the fail safe operating mode:

- -- Headlight dip
- Hazard light
- Back up lights.

CHAPTER SEVEN

CONCLUSION

- . Evaluation
- . Conclusion and further work

Conclusion

VII.1 Evaluation

IMS prototype has been installed and tested on a '25L4' minibus electrical harness provided by the National Company of Industrial Vehicles (SNV1-CVI). The prototype consists of one MCU and five SCUs with about 120 I/O signal lines connected to the system.

Figure 7.1 gives a comparison of the total length of conductors used in the conventional and the multiplexed harness respectively. IMS harness length represents about 17% of the total length of the conventional harness.

- System flexibility: within an upper limit of 8 slave control units, no change is necessary in the system protocol of communication in case of addition or deletion of an SCU.
- . Low latency time: as required by SAE J-1850 class B standard, latency time varies between 5 and 50 mS.
- Adaptability: IMS protocol can expand easily to other vehicle models with alleviated labor of model development.




 Fig. 7.1 Comparison of conventional and multiplexed harness lengths.

- Economy: using the existing popular CPU, MC6802, will keep total system electronics price at commercial grade level. On retail price basis, The current price of IMS prototype is 900.00 DA.
- Power consumption: typical IMS prototype electronics power consumption is about 5 watts. This value can be greatly reduced it using CMOS devices.

VII.2 Conclusion and further work

Efforts will undoubtly continue for the foreseeable future to develop techniques to overcome vehicle wiring congestion problem.

In this research work, we developed a microprocessor—based system to reduce vehicle harness and introduced monitoring features that allow the vehicle user to keep track of the proper functioning of the different vehicle parts.

The system protocol offers implementation flexibility and ease of assembly and allows sharing of parametric data between the different processors, which is an important feature for future development.

For off-board diagnosis, an external computer can be connected to the system via a standard RS232 interface.

IMS hardware will be much more simplified if some components were made available during the time of project development. Using the MAX 232 [24] single supply EIA level converter, will considerably reduce the power supply module hardware. The introduction of intelligent power switching devices will improve the hardware reliability as well as reduce the total number of components used per system.

Having at hand the electronic components mentioned above, another prototype can effectively be implemented and tested in actual vehicle environmental conditions.

IMS protocol can also be used in other local area control applications, such as fire detection and monitoring systems. Future candidate application fields of multiplex technology include:

- aircraft industry,
- ships
- lifts, elevators and cranes.

Finally, I would like to mention that, as far as our knowledge is concerned, this is the first project dealing with multiplex technology to be developed at the 'Magister' level throughout the whole country and the Arab World. I hope it will be the first effective contribution to the building of a modern Algerian Car Industry.

REFERENCES

References

- [1] Electronics and Wireless World, Vol. 95, Nº 1641, July, 1989.
- [2] William M. Ford, "A system to evaluate communication protocols for automotive multiplex", United lechnologies Automotive, IEEE Transactions on Industrial Electronics, Vol. 1E-30, N° 2, May 1983, pp. 155-159.
- [3] T. Inoue et al., "Protocol for Automotive Local Area Network (PALNET) A newly Developed In-Vehicle Communication System Based on SAE J1850", SAE paper 890535, pp. 95-109.
- [4] Lawrence A. Berardinis "Automakers Move to Muttiplexing", Machine Design Vol. 61 No 11 June 8, 1989, pp. 102-107
- [5] Esmer G. P., Miesterfeld F.O.R., Smisek R.R., "Recommended Practice for Class B Automotive Network" SAE paper 871554.
- [6] ... Proceedings of 2 Symposium PROMETHEUS du 1 Decembre 1987.
- [7] SAE paper J1211 Recommended environmental practices for electronic equipment design.
- [8] W. Knittel, "Environmental Requirements for Automotive Electronics", IEE Conference Publication, 181, "Automotive Electronics", November 1979, pp. 205-209.
- [9] Brian W. Marsden Communication Network Protocols, Chartwell-Bratt (Publishing and Training Ltd.), 1985, England.
- [10] M. S. Sloman, "Communications for Distributed Control", Computer Control of Industrial Processes, IEE Control Engineering Series 21, 1984, pp. 118-120.
- [11] M.P.U. Data Book, Motorola Inc., 1982.
- [12] Single-chip Microcomputer Data 1984/85, Motorola Inc.,
 1985, reprinted 1987, pp. 3.859-3.882
- [13] Single-chip Microcomputer Data 1984/85, Motorola Inc., 1985, reprinted 1987, pp. 3.298-3.389

- [14] 1987 D.A.T.A. Book, Power Semiconductor, Edition 21, Electronic Information Series, Vol. 31 Book 50, December 1986.
- [15] Data Communication Handbook, Signetics Corp., MOS Microprocessor Division, 1981.
- [16] Institute of Electrical and Electronic Engineers, IEEE project 802, Local Area Network Standards, Draft D, November 1982, IEEE Computer Society, Long Beach, Calif.
- [17] Richard W. Hamming, Coding and Information Theory, Prentice Hall, 1986 (second edition), Englewood Cliffs, New Jersey NJ07632, pp. 34-50
- [18] INTEGRATION, Texas Instruments Ltd., Manton Lane, Bedford, MK41 7PA, 1988.
- [19] B. Saby, B. C. Nadd, "Smart Power Devices in Automotive Multiplex Wiring Systems", 6th International Conference on Automotive Electronics, Conference Publication № 280, 1987, pp. 195~199.
- [20] MEK6802-D5E Microcomputer Evaluation Board, User's Manual, Motorola Inc., 1980.
- [21] M68705EV.M Evaluation Module User's Manual, Motorola Inc., 1982.
- [22] Class B Data Communication Network Interface, SAE paper J1850, November 1988.
- [23] M.P.U. Data Book, Motorola Inc., 1982.
- [24] R.S. Catalogue, 1990.

APPENDICES

Appendix A

In common with most microprocessors, the 6805 MCU sees memory and interface registers bung on its (internal) data bus as addressable locations.

In the MCU device, these registers are an integral part of the chip, and it seems sensible that this should be the case for the address decoder. The resulting memory map is thus frozen into silicon.

The memory map for the 68705P3 is shown in figure OPP-1. The CPU sees 1804 bytes of user addressable storage. Of this, only the first 128 bytes are alterable by software (RAM); the remaining 1796 bytes are for fixed storage (ROM).

Locations \$010-\$07F are normal read/write RAM, but the top 32 bytes of this are generally used for stack as regulated by the 5-bit stack pointer.

Figure APP-2 shows the memory map for the 68705R3, where we can notice the presence of on-chip analog-to-digital converter, and the availability of more memory space.

Data Register A	\$000	\$000	170 00010
Pata Requster B	\$001	, , ,	170 PORTS TIMER and RAM
1111 Data Register C	\$002	\$ 07F	(128 bytes)
Not used	\$003	\$080	USER EPROM
Port A DDR *	\$004		(Direct Address Range)
Port B DDR *	\$005	\$0FF	(128 bytes)
1111 Port C DDR *	\$006	\$100	
Not used	\$ 007	5	MAIN
timer Data Register	\$008	•	USER CPROM
Timer Control Register	\$009	\$ 783	(1668 bytes)
Not used	4000	\$ 7 84	Mask Option Register
FINEM Programmer Req.	\$00B	\$ 7 85	:
Nat used	400C-0	OF:	Bootsrap ROM (115 bytes)
Commission	\$010	\$7F7	(III) Oyces)
Scratchpad		\$7F8	Timer
RAM		\$7E9	Interrupt
(112 hytes)	\$05F	\$7EA	External
	\$06F	\$7FB	Interrupt
1		\$7FC	Software
The same of the sa		\$7FD	Interrupt (SWI)
STACK	* 31 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3	\$7FE	f
(32 bytes max)	\$07F	\$7FF	Vector

(*) Data Direction Registers (DDRs) are write-only, they read as \$FF.

Fig. APP-1 Memory map for the 68705P3.

Data Register A	4000	4000	A 745 GGN 1740
Data Regulator D	Гъооз		170 PORTS TIMER, AZD and RAM
	į		(128 bytes)
Data Requitor C	1002	40.71	
Data Register D	\$003	4080	
Port A DDR *	\$004	1 1 1	USER EPROM (Direct Address Range)
			(128 bytes)
Port St DDR &	. 4005	\$OFF	
Priese C ENDIA *	\$006	\$100	
			MOIN
1'or () DDP *	4007	ı	
Timer Data Register	‡ ± \$ 008	•	USER EPROM
rimer Data Register	1000	:	(3640 bytes)
Timer Control Register	4009	4 F38	(
Miscellaneous Register	4000	ቴ ሮጄዎ	Mask Option Register
EPROM Programmer Reg.	#00B	\$F80	Bootstrap ROM
Not used	\$00C	<u>ቁ</u> ዞት 7	(120 bytes)
Not used	400D	\$FF8	Timer/INT2
and a second of the sec		新四分	Vector
AZD Sontrol Regarden	1004	\$FFA	External
67D Data Register	\$00F	#FFB	
Scratchpad RAM	\$010	\$FFC	i
(112 bytes)	1000	*FFD	Interrupt (SWI)
	\$060	\$FFE	Reset
(32 bytes max)	\$07F	\$FFF	Vector

(*) DDRs are write-only.

 F_{lg} . APP-2 Memory map for the 68705R3.

Taktronix R68	<u> </u>	8.550 M84			(A) (基準:
00038 00039		大 文 古 文 文 文 文 文 文	20 ±± 100 ±± 100 ±±	• L.	
		i Ber to roke to roke to roke	、例 上方 と対 と対 子の で	か フェト 次大	
Ç4		a.	í í	() () () () () () () () () ()	
M T	A.	1	9 K 1 C	11 10 10 10 10 10	
4 F800 0		Z H C L	الد الد الد	,	
5 FS01 7F00			7 7 7		
6 F804 CE007			LIX	1.4.K00%	
17 F807 6F0		CLEAR	CLR	×	
90 9083 8t			X E E		
19 FROA 26			ENRE		
10 F80E 7F(00			CLR S	72 Lui 12 CO	INITIALIZE POMILY COUNTY
H FROF 7F00C			CLR	(1)1 (1) (1) (1) (1) (1) (1) (1)	DATE STORY LEDRANING MAIN
12 FB12 7F000			CLR		CLEAR COMM. PER
14 FR15 7F600			CLR	LOCK	H T
7. 4.2 2.00 3.00 3.00 3.00 3.00			CLR	FATAL	
55 F81B 7F000			CLR	1 !	
36 FB1E CEFFF			K ij J		
57 F821 DF			XIS	سا ش	\$ CLEAR UPP BLAFLAIS
38 F823 86			LIM	*	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
59 F825 E7			STA		* TIA MOK B BS COLUD
50 F828 4F			CLR R		
51 F829 970			STA	+ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A DINOM FORE LECTE AND CONC.
52 F82B 970			8.TA		THERE CECHECARY SET OF CO.
53 F82D 863			eu l	# 3 4 H	
54 F82F B7E80			STA		# AND DISABLE DISALES TOOM TOOM OF
SS FRAZ HDF	A		近 (1) (1)	ÉL TO	
56 F835 CE021			LIX	L.	
57 F838 DF22			X Ho	IMCIE	18[1]Ac12e 11#6
58 F83A CE0			LUX	ά∟ (⊢ ((Ω) :	
59 F83D DF1			X L S		

\$6 \$6 \$6.	* ALT JUNABER OF BLACK DAVING																												HILLIAN DO SERVICE OF TAXABLE OF		
	\$ 1	#000000110 F	ĝņ	يك	Ţ	Ĩ£a		日本 150 日本	近し合い。 1915年 1915年			3	L L	#F	×. *		네 스타트 열	東京東京 東京東京東京東京東京東京	SLAUE UNIT TABLE AXXXX	無法必律等并并與奉入或其所於以者者於於然		× 1	× :	×.	×	×. •		Œ,	FILLTE	14 10 10 10 10 10 10 10 10 10 10 10 10 10	
80 : 80 : 10 : 10 : 10 : 10 : 10 : 10 :	 	burd Jund Grand A		FOL	H01	Joan	O 2.	€ So	XET.	X L 00	Ann	∀ - - -	LEX	LDA	9 100	XUI	TIP	· 教育等等等等於於於於於於於	未来水米率 小口门上门	美水水水水	FILLTB SJA		년 다 1	K C ar	M OR	RON	×		国之	× :	× 50
Tekthonik		0 10 1 10 1 10 10 10 10 10 10 10 10 10 1) (i) (i) (i) (i) (i) (i) (i) (i) (i) (i)	1	0.07 FEARS U	078 F849 D70		OBO FB4E. DF5	OSI FRED DRS	082 F852 D75	083 F854 DE5	084 F854 C&F	085 F858 E70	088 F854 (1087 F85B 1	00088		Š	093 F85D E70	094 F85F 640	0095 F861 6	0096 F863 660	097 F865 660	0098 F867 660	0099 F869 09	0100 F84A 5	ii	0102 F86D 08	Olog F86E D

ಗಾವತ್ರ ಚ	INITEX + YES, PREPARE RECEPTION	* EMABLE OPU INTERKUPT	r -1	TIMOTE # [4] GET TIMEOUT COUNTER	; [4] TEST SCU TIME-OUT	46	••	\$\psi \cdot		WAIT \$ [4] TOTAL = 33 MC	CTNUE	416		DIAGNO FOUR CODE OF FAULTY SCU IN DIAGNIC	CONVERT		 !	A #OFFH FRETEST AGAIN	CTAUE	A FLASH	
	JSR	CLI	302	LīX	DEX	BER	STX	BRA	TST	BEQ	BERA	SEI	JSR	JSR	JSR	LīX	LIA	CMF	BEQ	STA	
ASM U3.3	IGNORE		WAIT			-						TIMERR									
00	Α												Α.	Α	Λ						
K 68	RDFBOC	0E	0.1	DE22	60	270B	DF22	2000	710005		2036	OF	BDFE4F	BDFB60	BDFB70	1.7	A600	SIFF	2723	970F	
ХŢ	00 A	840	03 E	i de la	Д	т СМ	100	3 H 6	89	· 田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	8 BF	800	803	806	809	308	BCE.	810	C.I.O	
Tektronix	.40 F	41 F	C.		4	· 10	. v 0	^	σ	(A)	00		(N	M Dil	154 F	10 10	9	<u> </u>	ധ	(J)	
Tek	001	001	001			001	001	0014	00	000	001	00	00	00	001	00	0	.00	001	00	

Feed 6		 CHECK MESSAGE INTEGRITY MANE EXTRA COPY OF ERROR FALSE START BIT ERROR YES, IGNORE 	 PARITY ERROR FALSE START BIF IF RESSAGE OK, CONTINUE UPDATE LOCK COUNTER FOR UBADLOCK 	; COKKUPTED MESSAGE, BROADCAST NEXT	; UPB⊝TI DISPLAYS	. UPLATE SLAVE TARLE POINTER ; Redyt e message ergentaring
ASH U3.3	企业化水油水油水油水油水油水油水水油水油水油水油水油水油水油水油水油水油水油水油水		TBA AND B #00000010B BEQ FROCEED AND A #00000100B BEQ CINUE	, (는 년 년 ()		A SLUPTR LOOP
Tektronix M6800 A	4444	9 9 9 9 7 7 7	173 F8E1 17 174 F8E2 C40 175 F8E4 272 176 F8E6 840 177 F8E8 270	8EH /COCC 8ED 9609 8EF 9108 8F1 2E1F 8F3 2017 8F5 0F	186 F8F6 1187 F8F9 1188 F8FC 1189 F8FF 1190 F902 1191 F904	0192 F907 A60 0193 F909 B7E 0194 F90C DE2 0195 F90E 08 0196 F90F 7EF

	H:ZZER ON			
	TO SWITCH		1 NTERFUPT	
<u>(</u>	T HIGH TO		DISABLE 1	
(1) (1) (1) (1) (1)	1:1		######################################	
	DE #38H A FIACKE # CB2 SH SCU INDICATORS A PATAL2 A DATAL1 A DATAL1 DISPLAY NOSEND ; STOP	**!***********************************	#04 FIACRA FU FU #UFFH INTERS	
		******** UP1 SERVI EQUIINE *	* A A B E E E E E E E E E E E E E E E E E	
	NOY COY COY COY COY COY COY COY COY COY C	**************************************	X X F I S I D F M H C C C C C C C C C C C C C C C C C C	
ASH V3.3	- 5 T	* * * * * * * * * * * *	* 8 H * T * T * T * T * T * T * T * T * T *	
00	Α	Α	Λ Λ	
0087W	01 8638 87E803 86FF 970C 970B BDEC20 20FE	F A 0 0	01 01 7DFA02 8604 BPE801 CE0035 7D0007 7D0007 2606 986FF 9705	
×	7912 7913 7915 7916 7916 7926 7926 7928		T T T T T T T T T T T T T T T T T T T	
Tektronix	1198 1200 1200 1200 1200 1200 1200 1200 120	1222222	000218 000219 0002219 0002224 000223 000223 000223 000233 000233 000233	ý S

60 91 19 19 (),		; (113/E103	; ESSI NELAY	18- 1 	; [43] ; [11]/[10] * PATH FOR 1 UMLY	* E2	47 * DOUBL 344	61 ** DUMMY INSTRUCTIO	63 ** DUMMY	[] []	ે ! 💎	r0	; [4]	E CONTRACTOR AND	L EXENOSIE TETEL OF					# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	# E110/E10] TRANSMIT STUR BLO		7	# 241 SESET FARITY COUNTER	1 CT
	新教育教育,大学等等领导的社区人名英格兰教育,但是是在1000年,1000年	ZEROUT R #05	LYB	CUICHE	ZERO nyeout	DNECNT	CONT	/ Ercol	HZ0C	# () # ()	DLYB 1.5	stz Bitchi	AGAIR1	CHECKT	EUENFR		7 F F O I I		#0.6	SATO			MI CM		u erri L Ci- T sper
	AASAAASO TRANSMIT	で (1) (1)	1 E E E E	元〇元	800 188	I N		1 1 1 1 1		LIPA	ASD.	H H H H O	E FE	ROR	BCC	전 연 기	# # # # #	1 € 1 £ 1 £	411 111	JSR	JSR	LDA	STA	() () () ()	
M. W. M.	**************************************	TXMIT		AGAIN1			() () () () () () () () () ()	ZEKU		CONT						UUUFR			FRWD						
er er		A	Α		P	٠.		A. 7	۸.		<i>/</i> %,					Α	1	٧,		Α	. А				
Tektronix risio	00237 00238 00239 00240	4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	43 FA24 U605 44 FA34 3NFAF	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	45 FA2C 2408	247 FAZE F 248 FA31 7	249 FA34 2008	250 FA36 5	351 FA39 /UFA3	SUN TABL	254 FA40	255 FA43 (100 FEFF OF 7400	SUN TARO	259 FA4D 2405	260 FA4F	261 FASZ 2005	267 F004	265 FEUX 324 EXEG	201 POT 0000 POT 0	256 FASE	267 FA61 8608	268 FA63	0269 FA65	

Cr- dit Of A	(1) [m] (m] (m) [m] (3) 역 역 역 원 (2) 대 대 대	me me me	; [4] TEST FALSE START B		ריין	; [74] DELAY : ral get seetal bata			J) ≤	-1 r-1	43 ** DUMMY	\checkmark 0	(-) • (-) •	d.	4 -	06 40 • € € € • □ • □ • □	: S			163	
	실 기는 건 기료 중 ##	水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水	A PIAUFA	A Foberr	A *10	DLYA A STANKA		ZERUIN		T KUDKE	FRWARD	INCHAR	SO# ∀	DLYA	#+W	RITCAT	SEMIME OTABES	I C	ODDFAR	OMECNI	PARERE
CM	1.4 A F A C I I I I I I I I I I I I I I I I I I	********** * RECETUE ***********************************	LIIA	7.0 7.0 7.0 0.0	LIA	此。 约 3	7 E	RCC	N N N	ENA And Ho		ROR	LīA	100 100 100	BRA	LEC	교 기 :	E C	1 M	R.O	80 B
POP WOR	64 74 74 14	安安安安安安安安安安安安	* RECEIU			1	SEKIAL		ONEIN	1.0.1.1	とすつとコン	FRWARD								EVENPA	
00892	\ L \		00		v	А Н	00	z.	04	(^ ``	02		^ 		00		00		40	
€ No. Sp.	SA 2681 2000 70864 39		8998	49 0 5 5	9.60	BDFA	13.00 to 40.00 to 40.	. d	7000	2005	7.UF A	7600	8605	BINFA	20	7A00	्रिं स्र	40 t	0 111.4 €	1 1 ~	F C
X	1111111 12666 13666 1311111		FA7	FA76		FA7	FA7	_ U_	E E E	E A B		00 (I I L L L	FA9	E A G	FAS	FAS	FA9	か。 で 上 に			<. < Li
(1) (1) (1) (2) (3) (4) (4)	00274 00274 00275 00275 00277																				

	# (E01) CENTA E18 E	* E43	* CAD RESET BIT COMMER		- ! !	907070 J.	1 T T T T T T T T T T T T T T T T T T T			* 040 RESET PARITY COURTER	, - , .	* F265 SELMY			* UPDATE COKK. STATUS REGISTER									
		INCHAR X		£()	1	Firelike			ERRELG						ERPFLG	#000000# #000000#		ERRFLG.	★ 00000010B		SRRFLG	#00000100B	ENRELG	
	2.4. 2.4.4. 3.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.	ίαα	িব ব	E K		Œ 4	11年代日代代	€	C	CNECAL	€	ELYA			⊄	Ą	えばして	Œ	Ŋ	医工程处	¢	Œ	۲.	
	11 11 11 11 11 11 11 11 11 11 11 11 11	LDA	LIIA STA		1 ii. 1	ت ر ق ل	MCC MCC	C L R	STA	L L	Lua	85 1	ë S	(O) E¥	F154	ORA	是是在	LIA	0.EA	BRA	LDA	ORA	©. 4. 1.	R13
的・n> 年のエ	ONDFAR	NOERR													FSBERR			PARERR			FERERR		元二氏で	
0088X	760004 242 9 2000	$\cdot \circ \circ$		2 (A) (B) 2 (A) (B)		86E800	P 10"	11	(·	7F0004	ા-		01	O١	୍ଚ	$\bigcirc \emptyset$	\circ	\circ	04	2004	्	\circ	20	39
Taktrooik	00308 FARA 00309 FARA		SIS FAR		317 FAB	SIO TAB	517 FAC 320 FAC	321 FAC	322 FAC	323 FAC	324 FAC	325 FAC	326 FAD	327 FAD	328 FAD	329 FAI	330 FAL	331 FAI	332 FAI	333 FAI	334 FAI	335 FAE	336 FAE	0337 FAE

end end () () () () ()		: 12] + 19] for JSR : 15] : 15] total = 21 MC		# (53 + 193 for JSR # 153 # 153 total = 21 MC		; [2] + [9] for JSR ; [4] ; [5] total = (A)*6 + 14 MC	<pre># £41 + £91 for JSR # L421 # E441 # £31 # £31 # £31</pre> # £31
£.50 √2.3	大大大学的主义,并且从中央的一个大学的大学的大学的大学的大学,并是由于100元的目前,于100回20 来来大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大	PIACRA #38H STA A PIACRA RTS	。 《大学会学人类学学学学学学学学学学学学学学学学学学学学学学学学学学学学学学学学学学	ZEROUT LDA A #30H STA A FIACRA RTS	*************************************	PLYA BEC A BNE DLYA' RIS	DLYB STA B BSAU DLYBLP DEC B ENE DLYBLP LDA B BSAU RTS
Tektronix A:800 A	_	u w w w w	40000	<u> </u>	100 100 100 100 100 100 100 100 100 100	9,4,4	00363 00364 FAFS B706 00365 FAF7 5A 00366 FAF8 26FB 00367 FAFA B606 00368 FAFE 01

		ය ස න	τ. (υ	Appendix B	129
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		# JAHTIALLIZE OMJ 728 HOLN SER # INTITALLIZE SIT COUNTER # RESET FORTIY COGNIER # DLEAR CORMINICATION STATUS REG.	* INITIALIZE BIT COUNTER * RESET FLASE * RESET TIMEDI OCHTER. DELAY=20	* ENCBLE 10 KORUPT CLEAK COS 2 (TERNIPT	
	表现的是是一个国际的证据的通过是可以,通过是自我的的是是一个国际的证据的通过是可以,由国际的证据的通过是可以,通过是自我的的是是不是的,并不是是这个人,可以是是	4 - 030H	A BITCHT BITCHT INTERPREDICT BITCHT BITCHT BENEVAL BEN	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
64 64 63 63 64	於 5. 於 於 17 所 於 14 例 於 26 例 於 16 例 於 16 例 於 16 例 於 26	※ ※ * * * * * * * * * * * * * * * * * *	11RX 11RX 11RX 11RX 11RX 11RX 11RX 11RX	AL S L S L S L S L S L S L S L S L S L S	
人名人英格兰 人名英格里斯奇斯	14444 14444	00375 00376 F:FE CE5030 00377 F=01 8=08 00378 F=03 9700 00380 F=08 7F:004 00381 F=08 39 00382	0385 FF0C 860 0387 FF0C 860 0389 FF10 7F0 0390 FF13 7F0 0391 FF19 7F0	00000000 00000000 000000000	

																					A	PF	er	nd	i×	E	3		130	0
																						FOUR INDEED COUNTER	A 12 YTHAN TO STONE THE STORE THE STORE ST		> H	* SEVE EMPLES COMPT OF FEMALE OF PROPERTY OF * DOMESTIC OF THE PARTY OF THE PROPERTY OF THE PR	0.5 GETT - 1305 - 1305 BETT - 1305 BET			
米来米米米米米米米米米米米米米米米米米米米米米	AND SUBBOUTINE ****	汽车运车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车	SCHACH	SLVFTR	#CMDIAB	A SWICH1			A SWICHZ		×.53			×.***		SLVFTR		法关关关系并关注关注关系关关	SUBROUTINE ****	朱 法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法		*021FH	11.10元11.1 11.10元11.		ж ,			HO-IO+O	× ŭ	
************	**** GET COMM	******	ETCMD	STX	LīX	₩.I.A	מסמ	STA	LIA	COX	ATS .	L.DA	HOO	Ų)	V LDA	LDX	RTS	法未未未未未未未未未未未	IMEDUT	表示米米米米米米米米米米米米米米		TIMEOUT LDX	XIS.	LīX	LIA	☆ 班上	ORA	DND	⊄ ଫ ⊢ ⊢ ଓ ଓ	2
00403			8 FB31 972	9 FB33 DF	0 FB35 CE003	1 FB38 B6E	2 FB3B 4	3 FB3C A70	4 FB3E B	5 FB41 43	6 FB42 A70	7 FB44 B	.8 FB47 4	9 FE48 A70	20 FB4A 96	21 FB4C DE2	22 FB4E 3				27	28 FB4F CEO	29 FB52 D	30 FB54 DE2	31 FB56 E60	32 FB58 1	33 FBS9 CAF	34 FB5B C	35 FESD E70	36 FEST 6
												_	-1	30) —															

Pose

M6800 ASM V3.3

Tektronix

F0100 14			; END-OF-GIAGNOSTIC TABLE FLAG	· · · · · · · · · · · · · · · · · · ·	; TEST FOR TELEGAL SOU ADDRESS ; SOU OI FAULTY	SCU 02	SCU 04
	张光米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米 DITAGNOSTIC SUBROUTING 古米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米米	DIAGTIC A A	A , X A #OFFH A , X DIAGTIC	法未来未来来来来来来来来来来来来来来来来来来来来来来来来来来来来来来来来来来	A #00 Result A #01	ESULT ESULT	ESULT ESULT ESULZ ESULT
ASM V3.3	**************************************	DIAGNO LDX ROF ROF ROF ROF	8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0	**************************************	CONVERT NOT CAR		RESUL1 CMP RNE
Tektronix M6800	44444444444444444444444444444444444444	7443 FB60 D 7444 FB62 4 7445 FB62 4 7446 FB63 4	. 4 4 4 4 4 4 4 4 4 4 4 4 10 10 10 10 10 10 10 10 10 10 10 10 10	- 44444 - 44444 - 4500 - 4500 - 5000 - 5000	0459 FB70 01 0460 FB71 81 0461 FB73 27	0463 FB77 27 0464 FB79 27 0465 FB79 81	00466 FB/U BIUS 00467 FB7F 2604 00468 FB81 8604 00469 FB83 2022 00470 FB85 8104 00471 FB87 2604 00472 FB89 8608

ST SERVICE	; SCU ng FAULTY				* 350 00 FHORE			ŗ	SCO OZ FRULII			YT HIVE ON 1120 •	0					×	※	**			OLITA DE LA COLOR	CORRESPONTING MEMORY COCHIDNS	ABEL LANG - LOKAR OLOKAL	*** ** TDATIADO	SCHAUE STATE OFFICE STAUF AUTRESS	KECCACE ECOK OF HOW	PINCHES FOR		نا ا ن			
	A + 05	ESUL3			90# • • • • • • • • • • • • • • • • • • •	ESUL 4	H0N# #	ESULT	70 + ∀	ESULS	TO ***	ESULT		A DAIALZ	A DATAL2			宋承承宋末末宋末末末末末末末末 末末末末末末 末末	TROPER INDICATIONS ASSESSED	法家家法法法法院法院法院法院法院法院法院院院院		THE TRUE A REGIOURN TO A COUNTY OF THE PROPERTY OF THE PROPERT	7	AND SENT TO CORRESPO	ISPLAT	FUEL LEVEL, BELT CON		Ti i		CTRUET		XX.		CINCES
	CMF	世 2 年 3 年 3 年 3 年 3 年 3 年 3 年 3 年 3 日 3 日 3	HI I	EFFA FFA	CAT	EN EN EN EN EN EN EN EN EN EN EN EN EN E	LIM	BRA	C.W.	EN EN	U.J	ERA I	LIIA	ORA	STA	五 3 3		*	DASHEO	****	1						ら こ こ こ	HII.	Ψ.	五 三	XZ	LIIA		H N H
ASM V3.3	RESULZ				RESUL3				RESUL4				RESULS	SUL			18.	-	****	******		; CALLED					DASHBRD							
onix Me300	FBBD 810	FBSF 2604	FB91 861	FB93 201	FB95 810	FB97 260	FB99 862	FB9B 200	FB91 810	FB9F 260	FBA1 864	FBA3 200	FBA5 868	FEA7 9AC	FBA9 970	FEAB 39											FBAC 01	FBAD E60	FEAF C	FBB1 260	FBB3 08	FBB4 A60	FBB6 8	FBB8 262
Tektron	1		1	/	\sim	∞	∞	∞	w	w	W	w	w	w	w	. U.	Ų.		<u> </u>	U.	2	-	<u>.</u>		-	\sim	00501		$\widetilde{\mathbf{s}}$			30	ŭ	ĬĎ.

Face 17	* 13 MESSAGE COMING FROM SCU 54			TATE TO DEMORT BASHER. HACK UR											* MALE CHATTANTA OLD TREGOURNS	TEMBURAL CLASS FRANCIS												* DATA FEUM OFFIUMAL SCUS		
	₹	:	3 FROM SOU 04			#0011100E		DATAL 1	D61611		in) 0 ≠			% b			#11100000B	; ;	IIO FAL 1	DATAL1		#0001111E	FUELEV	T*X	RDUISE	×.	REMEMO			
	Œ,			⊄ •	Œ	⊄	Œ	Œ	Ţ	KETURN	ŭ	CINŲE S		₹.	Œ	Œ	⋖	Œ.	Œ	Œ	⋖	Œ	Œ	∢	⊄	Œ	Œ			
	CMP	正と正		元 (元)	X0X	DND	COM	AND	STA	BRA	CMF		CH DATA	LIM	ROL	ROL	AND	COX	ANI	STA	LIM	ロスロ	STA	LIM	STA	LIM	∀ LS	と口で	NOF	ლ ⊢ დ
ASM V3.3	CIMUE4		* INISPAT								CINDES		🛊 DISPAÌ															CTMUE6	RETURN	
M4800	ୁ	260B		46				40	70	਼ਹ	10	261A		. 0094	n.	49	84E0	М	0	970B	99	4	20	9	7 F	602	-0	0.1	01	39
Tektronix	46 FBF0	47 FBF2	8	49 FBF4	50 FBF5	51 FBF6	52 FBF8	53 FBF9	154 FEFE		156 FEFF	157 FC01	. co	559 FC03	560 FC05	561 FC06	362 FC07	363 FC09	364 FCOA	565 FCOC	566 FCOE	567 FC10	568 FC12	549 FC14	570 FC16	571 FC19	372 FC1B	00573 FC1D	574 FC1E	375 FC1F

Tektronix 660	MASSOD ASM UT.3				CO THE CO CL	<u></u>	
00577	企业 原 大 安 安 安 安 安	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	₩ +ċ •∴			
00579	(A)	DEED D. 大点 DEED I. (外面外面的)、大点 DEED II.	COLUNIA 48	美 美 安 美 安 专			
00000							
FC20 DF	INSPLAY	STX SCR	CRACH				
FC22		LUX #(AISPL				
FC25 AS		LDA A	×.				
FC27			RSDISE	ű.	# RIGHT	DIGITS DISPLAY	
S FEDA 960F			と出せには	0			
			FIADER	æ	· LEFT	DIBITS DISFLAY	
1095 EC34		LIMA	FUFLEV	>			
00589 FC31 B7E800		STA A	FIADRA	T	130 ±	LEVEL HISPLAY	
FC34		₩.IIA A	×				
FC34	•	STA A	LATCHI	1	\$ 8218	LATCHI DASHBJAKD	
∢Œ o⊷		ŢŀĄ			i -		
93 FC3B E7		STA	LATCHZ	CV.	N ≅ ∞ ••	LATERS SOU FAULT	TALLOTINE
PA FUSE DE			SCEACH				
PS FC40 39		Ю С					
9		END					
i							

//--)x N N E X E

Liste et composition du jury en vue de la soutenance de la thèse de Magister en Electronique Appliquée par Mr MEGHRICHE KAMAL.

PRESIDENT / - Dr TEDJINI BAILICHE HACENE (Maitre de conférence à l'u.S.T.H.3)

RAPPORTEUR / - Dr AL-LAMI BASSIM (Maître de conférence à l'INELEC)

EXAMINATEURS / - Dr

- Dr BOURDOUCEN HADJ (I.N.E.L.E.C)

- DA HARICHE KAMEL (I.H.E.L.EC)

•

- Dr DIAF MOUSSA (chargé de recherche Université de Tizi-Oudau)

أيم مو البسين