DSpace
 

Depot Institutionnel de l'UMBB >
Mémoires de Master 2 >
Institut de Génie Electrique et d'Electronique >
Contrôle >

Veuillez utiliser cette adresse pour citer ce document : http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/11703

Titre: Simulation of a GPS clock synchronization using phase locked loop
Auteur(s): Touhami, Abdlaziz Abdlaziz
Abdallahoui, Said
Ouadi, Abderrahmane (supervisor
Mots-clés: Phase Locked Loop (PLL)
Global posisioning system (GPS)
Date de publication: 2020
Résumé: In this work, a four (4) elements linear microstrip patch antenna with a reduced mutual coupling degree to operate at the 2.45 GHz resonance frequency has been presented. Initially a single rectangular patch has been simulated using the CST MICROWAVE STUDIO printed on a FR4 dielectric material to resonate at 2.45 GHz with a reflection coefficient of -55 dB. Then, the work is extended to a patch with a parasitic element coupled in the radiating edge of the pilot. The reduction of the mutual coupling is carried out by first spacing the patches; but the structure occupies more space. After that, curvatures and slots method is applied to reduce the occupied space. It is noted that the mutual coupling is amply reduced. To quantify the mutual coupling reduction, the curvatures and slots method is further applied 4 elements linear antenna array. For purpose of comparison, the normal 4 elements linear antenna array is studied. The obtained results show that the mutual coupling has acceptable levels that is sufficient to maintain the array characteristics insensible to this effect.
Description: 68 p.
URI/URL: http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/11703
Collection(s) :Contrôle

Fichier(s) constituant ce document :

Fichier Description TailleFormat
FINAL_PROJECT.pdf4,03 MBAdobe PDFVoir/Ouvrir
View Statistics

Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.

 

Valid XHTML 1.0! Ce site utilise l'application DSpace, Version 1.4.1 - Commentaires