|
Depot Institutionnel de l'UMBB >
Mémoires de Master 2 >
Institut de Génie Electrique et d'Electronique >
Power >
Veuillez utiliser cette adresse pour citer ce document :
http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/11846
|
| Titre: | Design and implementation of automatic voltage regulator for synchronous generator |
| Auteur(s): | Saad, Aymane
Lairedj, Abderrezak
Bentarzi, Hamid (Supervisor) |
| Mots-clés: | Voltage regulator
Voltage regulator : Design and implementation
Synchronous generator |
| Date de publication: | 2021 |
| Résumé: | Automatic Voltage Regulator (AVR) is necessary for all power generation plant producing electricity using synchronous generators (SGs) to ensure constant voltage in the grid connection. This final year project aims to design and implement an AVR using Labview program for the laboratory 1.5kVA salient pole Lab-volt SG.
First, an experimental test is carried out using test bench in order to identify the relationship between the terminal voltage of the SG and current injected to the field winding, the second experiment is done to identify the PWM signals needed for different loads connected to the terminal of the generator. Then, AVR model is simulated using Simulink/ Matlab.
Finally, a model of the AVR will be constructed and tested under five different loads condition. |
| Description: | 46 p. |
| URI/URL: | http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/11846 |
| Collection(s) : | Power
|
Fichier(s) constituant ce document :
|
Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.
|
