|
Depot Institutionnel de l'UMBB >
Mémoires de Master 2 >
Institut de Génie Electrique et d'Electronique >
Computer >
Veuillez utiliser cette adresse pour citer ce document :
http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/12043
|
| Titre: | FPGA implementation of stereo matching algorithm for depth estimation. |
| Auteur(s): | Yahia, Karim
Khouas, Abdelhakim (Supervisor) |
| Mots-clés: | Field Programmable Gate Array (FPGA)
Stereo matching algorithm |
| Date de publication: | 2022 |
| Résumé: | Computer vision is an artificial intelligence branch developed for machines to perceive image and videos. It interprets visual data (pictures or videos) to extract information. One of its fundamental concepts is defined as stereo vision; used to estimate 3-D information of the scene. During depth estimation, a process denoted stereo matching is considered as the complex part; it requires a considerable amount of time to execute on a processor which prevents the systemto reach its minimum speed (30 frames per second). The proposed solution is moving the complex part of the system to hardware, since the latter is faster than software. To implement stereo matching, different |
| Description: | 48 p. |
| URI/URL: | http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/12043 |
| Collection(s) : | Computer
|
Fichier(s) constituant ce document :
|
Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.
|
