|
Depot Institutionnel de l'UMBB >
Mémoires de Master 2 >
Institut de Génie Electrique et d'Electronique >
Telecommunication >
Veuillez utiliser cette adresse pour citer ce document :
http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/13317
|
| Titre: | Design implementation and Experimental Validation of a Digital PHase Locked Loop ( DPLL) |
| Auteur(s): | Cherfi, Abderzak
Challal, Mouloud (Supervisor) |
| Mots-clés: | Digital Phase-Locked Loop |
| Date de publication: | 2023 |
| Editeur: | Université M’Hamed bougara : Institute de Ginie électric et électronic |
| Résumé: | The present work reports the simulation and realization of a Digital Phase-Locked Loop (DPLL).The circuit consists of three major blocks: a Phase Frequency Detector (PFD), an RC Low-PassFilter (LPF), and a Relaxation Voltage Controlled Oscillator (VCO). The analysis, design, andexamination of each blockwere carried out, resulting in a successful assembly of the entire DPLLcircuit. The designed PLL was simulated,measured, and then compared with the experimentalobservations using LM565 IC. The fi ndings demonstrate the PLL capability to achieve frequencysynchronization with minimal phase error at the desired frequency of 1 KHz, along with a widelock-in range. |
| Description: | 69 p. |
| URI/URL: | http://dlibrary.univ-boumerdes.dz:8080/handle/123456789/13317 |
| Collection(s) : | Telecommunication
|
Fichier(s) constituant ce document :
|
Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.
|
